Clik here to view.
Using $table_model in verilogA for finding current for a given temperature
Dear All,I am running a transient simulation in which I am varying the temperature from 0 to 125-C in step of 10-C after 1 us. This is done by using Dynamic Parameter option.I want to use a PTAT...
View ArticleClik here to view.
staircase function
To measure the offset of a comparator, I need a staircase funnction as shown in the figure. How can I generate this function in Cadence. I thought maybe with Verilog A, but I am not used to work with...
View ArticleClik here to view.
Can Liberate take encrypted spice netlist
Hi All, Does anyone know if Liberate can take encrypted spice netlist? Or if this standard cell characterization tool can take encrypted spectre netlist?Thanks.KC
View ArticleClik here to view.
FreePDK45 usage in Virtuoso
I am using FreePDK45 in Virtuoso, but I faced the following error:Error found by spectre during circuit read-in. ERROR (SFE-23): "input.scs" 12: The instance `PM' is referencing an undefined model or...
View ArticleClik here to view.
matching constraint in extracted view simulation
In IC6, device matching constraints are stored as constraint views of a cell. While it works OK with schematic pre-layout monte-carlo simulation, where the constraint views are effective clearly....
View ArticleClik here to view.
Accounting for physically non equipotential ground pins in LVS
Hi all,I am working on a very simple design (basically a CMOS inverter) using Virtuoso IC6.1.5 with AMS C35B4C3 PDK.I included seven ground pins/pads (for GSG RF probes) that are wired together...
View ArticleClik here to view.
Disable specific instances or nets within a subcell of a testbench
Hello,I have a testbench for the cell of a multi-stage amplifier. I placed a dummy resistor between the stages, which allows me to disable it later in a config view of the testbench. This way I can...
View ArticleClik here to view.
GNT library for Virtuoso
I am trying to use https://web.archive.org/web/20180923235322/http://www.analogdesign.be/general-network-theorem/gnt-integration-in-virtuoso/gnt-library , but...
View ArticleClik here to view.
ADE-L: how to add include file without using hard-coded paths
Hi! Is it possible to tell ADE-L to include a file without needing to hard-code its path? This procedure works in Assembler, but fails in ADE-L: 1. I put the file to include (say "input.scs") under...
View ArticleClik here to view.
Re: WildCard for Spectre Save statement
Hi,Is it possible to use a simplified regex as wildcard in the save statement? I want to save the nets IDUT.CORE.AMP<6:0>.VBIAS in schematic view and I create a file with syntax below simulator...
View ArticleClik here to view.
Unable to change diode parameters when importing the CDL netlist
Hi all,I am translating a netlist file to schematic using spiceIn in Virtuoso 617. The netlist is for a standard cell library in TSMC 180nm technology. After importing the netlist, I found that two...
View ArticleClik here to view.
How to copy the outputs setup and the Global variables in the mastero into...
Dear All,Is there any way, the outputs setup and the Global variables in the mastero into the ade-XL outputs setup and Global variables respectively ?Kind Regards,
View ArticleClik here to view.
Unable to delete a net from schematic
Hi All, I am trying to delete a net by the name of sub! from the schematic but unable to do so and below is the message that I am getting. Any suggestion on how can i delete this net ?thanks
View ArticleClik here to view.
IDS,on in MOS1 model
I am currently creating a MOS1 model. I have now the problem, that the calculated DC operating point parameters for my model in the subthreshold region do not match parameters which are obtained with...
View ArticleClik here to view.
VIVA trace legend font ?
Is there any way to change the VIVA trace legend font ? I tried the following but it's not working. I saw another post 7 years back here that says it's not possible to change the legend font. Is it...
View ArticleClik here to view.
Annotation does not work however, Print DC operating point works fine - ISSUE
Hi,So when I'm using an instance N_12_LLHVTRF (mosfet) from the umc65ll library, the annotation of the DC operating point does not work on the component. However, when I use the print dc operating...
View ArticleClik here to view.
In which file/cellview are the CDF parameters are stored ?
Hi,I do have a cell with schematic, layout and symbol view.Both are checked in into our 3rd party revision control system (Cliosoft SOS).This cell has some CDF parameters I want to change via the CDF...
View ArticleClik here to view.
Re: Extracting device Vgb,Vsb,Vdb info from 'tranOp ??
Hi all, Couple of questions:1. What I am trying to do is extract Vgb,Vdb,Vsb info for all devices in my design at the end of a transient.It seems like 'tranOp has info on (Vgs,Vds,Vgd,Vt) etc. so I...
View ArticleClik here to view.
Difference in result with BSIM and PSP models
Hi,I have a receiver testbench consisting of 4 sub-blocks and running HB-HBAC analysis on it to measure VCG (voltage conversion gain). Foundry provides both PSP and BSIM models for FET devices in PDK...
View ArticleClik here to view.
Different results between PSS and Transient Simulation when using NPORT (EMX)
Hi, 1) Why do I get different results in the PSS and Transient Analysis when using the NPORT of the EMX Simulation. For example, when I use the rational interpolation method for the NPORT I get...
View Article