Quantcast
Channel: Cadence Custom IC Design Forum

Insert cell only with layout no symbol view to schematic view.

From this support document: https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1Od0000000tt0rEAA&pageName=ArticleContent    > It takes advantage of using a metal resistor in your PDK...

View Article


Image may be NSFW.
Clik here to view.

Facing "Segmentation Fault" error while trying to run Assura DRC for layout...

I am facing "Segmentation Fault" error. I am trying to run DRC using Assura for layout analysis in Cadence Virtuoso.Though I have attached the appropriate technology file and completed other steps...

View Article


How to implement the SimVision Expression Calculator with tcl

Hi. I am using SimVision for Analog-Mixed Signal (AMS) simulations. Within SimVision, I have probed certain signals, such as currents, for analysis.To calculate the range average of these signals after...

View Article

Bind Double Press Escape to geDeselectAllFig not effect

Hi, I am trying to bind if I double press escape in Virtuoso Layout Editor XL, deselect everything (Default is Ctrl+D)So I wrote the following code and execute in CIWhiSetBindKey("Layout"...

View Article

Image may be NSFW.
Clik here to view.

I want to investigate single-event latchup (SEL) in inverters. How should I...

View Article


Grouped arrays in Layout XL cannot be edited for size or spacing

How can I handle FigGroups (such as mosaics) in Layout? Is there a way to convert a FigGroup into a mosaic?Andrew mentioned, "it's a one-off copy which you can't then alter the array size/spacing." I'm...

View Article

Verilog A VACOMP-2032: Parameter for port width leads to error.

Hello,I am trying to generate a block to use in my schematics which has a output port bus with a width defined by a parameter. To illustrate my problem I copied the code from a language reference...

View Article

How to ensure the plot sequenc in viva consistent with the seqence in output...

Hi,I have build up the output expressions in output setup carefully and expect the plot output sequence is same as defined in the output setup. However, the real plot sequence is still like alphabet or...

View Article


psd function argument questions

Hi, there.I'm trying to understand how these arguments (From/To/Number of Samples/Window Size) of the psd function affect its measurement result.My original expression 1. is attached below. The way I...

View Article


Saving S parameters to and specific directory and with variable.

I have been dealing with this the whole day, trying to save a sweep of S parameters in AssemblerI created a global variable called Sfile, defined as:Sfile   sprintf(nil...

View Article

Image may be NSFW.
Clik here to view.

import verilog

I import a gate level netlist to a schematic library.We use integrated function in cadence: File/Import/VerilogIn the verilog code, the power lines VDD and VSS are connected to all gates:...supply1 VDD...

View Article

Process Corner Simulation

Hi, I'm trying to optimize my circuit to pass certain bandwidth and gain specifications under all corners tt, ss, ff, sf, and fs. I was wondering if there is a way to simulate all 5 of these at one...

View Article

Image may be NSFW.
Clik here to view.

Why is Monte Carlo simulation not Cadence Virtuoso?

I'm running a Monte Carlo simulation in Cadence Virtuoso ADE Assembler, and I receive the following message. 

View Article


Troubles Uploading Pictures on Forum

HiWhen trying to upload/attach a picture for a post on this forum, I get an error message (orange box) saying "An error occurred. Please try again or contact your administrator". The picture I'm trying...

View Article

How to import CUSTOMIZATION FILE @ Calibre LVS v2023

Hi,I want to import the customization File using Calibre interactive - LVS v2023.I used to do LVS using v2014. Then, I could import the file by Setting -> preferences -> startup, and selecting...

View Article


How to Inject Variable into pPar() for Parameter Sweep in ADE Assembler?

Hello,I use IC 23.1.I’m trying to sweep a parameter in a cell using pPar, and I can’t get the variable injection to work as expected.SetupIn my cell unitCapCell, I define a parameter like this:capValue...

View Article

"valueAt" vs "value" functions

I need a Skill function that will return the value of a waveform at a specified time. There seem to be two choices: the Ocean function "value" and the ViVA function "valueAt". From the documentation...

View Article


How to set the default to show the specific columns in Voltus-XFi Results...

ls there an environment variable to set the default open the Max J/Jmax peak or  Max J/Jmax avg column in Voltus-XFi Result Browser?

View Article

Open Layout XL instead EXL by default

I tried to set  'graphic   maskLayoutDefaultApp   string  " Layout XL" ' , but it still remains Layout EXL without taking effect.

View Article

escape character issue Skill/Ocean

I'm trying to write an Ocean scrip that runs a MC sim.I need to count the number of crossings of a clock signal between 2 points on every run.I have some code that returns the number of crossings as...

View Article

DRC ERROR in callibre

Dear all,I AM USING TSMC PDK, WHEN I AM TRYING TO DO THE DRC OF SIMPLE INVERTER CIRCUIT USING THE CALLIBRE IN CADENCE VIRTUOSO I am getting the following INFO .. can you please tell how to fix it ??...

View Article


simulation was terminated permaturely due to an error

Dear all,I was using tran analyses to do post-layout simulation, however, the process meets the error in the spectre.out file as follow, could you please tell me how to fix it?tran: time = 22.53 us...

View Article


OCEAN MC script with SpectreX run fail

I have an Ocean script for running MC simulations. I debugged the operation of the script with a small test circuit.I would receive this error, ERROR (EXPLORER-2406): A history entry named Ocean.0...

View Article

Calibre GDS Exporting Issue

I have designed a custom IC Cadence Virtuoso (IC 6.1.8) with clean DRC and ARC reports on Calibre. Now before sending for tape-out we have to also include DRC and ARC reports for which I am trying to...

View Article

metal pin in layout is showing its actual color

Dear all,I am using the cadence virtuoso version IIC6.1.7-64b.500.19 and tsmc 65 nm pdk. When i have design the layout,  i am not getting the metal layer color for the pin generation of all metals. I...

View Article



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>