Quantcast
Channel: Cadence Custom IC Design Forum
Browsing all 4911 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

Translating existing cells into a different technology

Hi all, I am using Virtuoso 6.1.4.  I am reading through the documentation as I write this now, but I was wondering if anyone knows of a way to translate exisiting cells (or an entire Library) from one...

View Article


Image may be NSFW.
Clik here to view.

Symbolics and Translation to IC61

 Hello,I have noticed that during IC51 to IC61 translation, some of the symbolic/symbolic arrays are unbound in IC61.On further investigation, I have realized that this is due to incorrect usage of...

View Article


Image may be NSFW.
Clik here to view.

How to see the equations in CDF parameters

Dear Forum, I am tiring to see equations for device ad,as,pd,ps etc. parameters to understand which coefficients they are dependent ,but cannot do that. No callback was used for this calculation in...

View Article

Image may be NSFW.
Clik here to view.

Cannot perform STB analysis in cadence

 Hello Guys,I am using virtuoso 6.1.4 and i was trying to perform STB analysis on a fully differential amplifier. I broke the loop using the cmdmprobe instance from analogLib library.  I tried to Edit...

View Article

Image may be NSFW.
Clik here to view.

CDL netlist from UNIX terminal

 Hello All,Does anybody know how to export CDL netlist from OA library  in batch mode (UNIX shell)?Similar to strmout command for gds Thanks in Advance Aram

View Article


Image may be NSFW.
Clik here to view.

old style labels?

Hi,Anyone know how to get the old style labeling?  It looks like sometime in 6.1.4 the change happened. To explain.When I place a label (leHiCreateLabel) it places the text of the label I first placed...

View Article

Image may be NSFW.
Clik here to view.

Shift register random initialization - how to proceed ?

Hello,For my testbench I need some custom shift register, that randomly initialized. Here below is its code.Compilation passes, but elaboration doesn't.Any solution ?Thanks in advance.Pavel.  module...

View Article

Image may be NSFW.
Clik here to view.

BSIM4 cadence implementation

Hi everyone.Is BSIM4 model implemented in cadence is anyhow different from the official one specified by BSIM group?This derives from comparing a verilog-a model released from another company also...

View Article


Image may be NSFW.
Clik here to view.

LBS: modify queues without terminating "cdsqmgr"?

Hello everybdoy,is there a possibility to "restart" or "reload" the "cdsqmgr" for load balancing (when using LBS_DEFAULT)?Background is that I would like to be able to add/remove hosts from a already...

View Article


Image may be NSFW.
Clik here to view.

not getting delta marker

Hi, I am using IC6.1.5.72 version of icfb. I am not getting delta maker enabled (Shift d) in waveform viewer ( visualisatiion and analysis XL) . can you guys suggest how to get this option enabled.

View Article

Image may be NSFW.
Clik here to view.

Applying bus syntax applied to component parameters?

Using the Virtuoso ADE in cadence IC6.1.3.1, I can create multiple copies of an instance (in this case an "idc" from a library "analogLib", which I presume is specific to my design kit) by placing a...

View Article

Image may be NSFW.
Clik here to view.

How to enable psfxl output with AMS sim in ADE L?

 I'm using AMS simulation thru ADE L in IC615.500.10 and want to enable psfxl format as transient output which is claimed to be supported. But I don't found any check box or selection in Outputs - Save...

View Article

Image may be NSFW.
Clik here to view.

downgrading RHEL to support IC 5141

Hello! Wondering if anyone else had to downgrade RHEL on a new workstation to support both IC 5141 and IC 61? What were the experiences with this? Seems quite a few foundries are still in IC 5141,...

View Article


Image may be NSFW.
Clik here to view.

Difference between Vt_gm, Vt_sat, Vt_lin

 Can anyone tell me where I can find the per unit area Vt mismatch values for 2.5 V Nmos in the TSMC 90NM CLN90 General Purpose? I can not find it in the design rule manual.  Also what is the...

View Article

Image may be NSFW.
Clik here to view.

ViVa waveform tool

Hello, I am facing an issue during plotting the results in ADE-L simulation enviroment,the traces are always white in color. Even after installing the latest ISR12 hotfix for IC615 the issue remains...

View Article


Image may be NSFW.
Clik here to view.

Changing the location of job log file

Hi,How can I change the location of Job log files (Jobxx.log)? Currently it is stored in ./logs_username.I am using IC6.1.5-64b.500.9.Thanks,Mahmood

View Article

Image may be NSFW.
Clik here to view.

ADE L | post-layout simulation | input.scs error | missing model

 Hi,after successful RLC extraction I got a av_extracted view, which I set in ADE Setup->Environment... in the Switch View List in order to perform post-layout simulation. The netlist is created...

View Article


Image may be NSFW.
Clik here to view.

Virtuoso XL generate>selected from source issue

I am using IC6.1.5-64b.500.12When I call Instances from schematics to layout using "generate>selected from source", it places the instances multiple times. Also all the instances are placed at...

View Article

Image may be NSFW.
Clik here to view.

Running ocean jobs without starting X server

Hello,I noticed that whenever I run ocean using the -nograph option, Cadence starts a "null" X server as described in the following link. http://www.cadence.com/Community/forums/p/12998/19401.aspxI was...

View Article

Image may be NSFW.
Clik here to view.

subc as a symbol vs. extracted view for post layout simulation

 Hi all,   I am using Virtuoso 6.1.4. I have two scenarios that are giving me conflicting results when I run av_analog_extracted simulations. By the way I'm using config to modify which view names the...

View Article
Browsing all 4911 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>