Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4916

subc as a symbol vs. extracted view for post layout simulation

$
0
0

 

Hi all,

 

I am using Virtuoso 6.1.4. I have two scenarios that are giving me conflicting results when I run av_analog_extracted simulations. By the way I'm using config to modify which view names the instances use.

 Scenario 1: entire cell is simulated with its view name set to av_analog_extracted

 Results from Scenario 1: The currents in the subcells are the proper magnitudes but the currents are not properly reflected in the metal traces leaving the subcells.

 Scenario 2:  same as Scenario 1, but the subc view name is set to symbol

 Results from Scenario 2: The current in the metal traces appropriately represent the currents from the subcells, however, the magnitudes of the currents are significantly lower than tested. 

 

Has anyone really dug in to simulations using the config view and observed any of these scenarios having to do with subc?

 

Thanks in advance,

 

bnugent 

 


Viewing all articles
Browse latest Browse all 4916

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>