Clik here to view.
Unable to Extract mosfet symbol in PEX...
Hi everyone,Ran PEX after Layout LVS.Initially extracted RC and mosfet symbols without any problem like in Image #1, but did something wrong in the settings and now symbols are not being extracted like...
View ArticleClik here to view.
Spectre simulator problem
Hi everyone,I'm running a simulation using spectre simulator, the simulation stuck at beginning and in the output log, I find following messages:What could be the reason for this? Thanks a lot for...
View ArticleClik here to view.
Low Frequency Tone in the Spectrum
I am working on the design of 14 bits- 2nd order sigma delta ADC. I'm plotting the PSD using the spectrum assistant.input signal 100nA ac with 200nA dc @ 1kHzsampling frequency 1.6MHzresults plotted...
View ArticleClik here to view.
make ade use the spectre data directory when plotting signals
existing behavior: after a simulation has finished, when plotting a signal (see the pic. below) ade uses its own, higher level data directory (hereinafter ADE_DD, e.g....
View ArticleClik here to view.
ADEXL can't start
Hello everyone,I can't start adexl because in license-check step(following figure) I selected "never"And now I get error when I start adexl.Is there a config file that I can correct the license-check...
View ArticleClik here to view.
Multiple Noise Analysis in one Test
Hi,I would like to run multiple noise analyses in one test. It seems the only way to do this right now would be to create a new test bench but it seems unnecessarily complicated given that spectre does...
View ArticleClik here to view.
eval: unbound variable - _simOneStepXmvlog
Hi everyone,I am using a different version of cadence for Verilog simulation. I am facing the error message of "eval: unbound variable - _simOneStepXmvlog" while saving my code. Any thoughts on how to...
View ArticleClik here to view.
Cadence Virtuoso parametric analysis
Hello,I've been trying to perform parametric analysis for a huge number of points (say 10000) but i am unable to do it as I run into an error saying out of memory.(Note: My ram size is 8Gb)
View ArticleClik here to view.
virtuoso plot issue
Hi,For a long time, i got the issue of waveform plotting in assembler (even in old tool, adexl). Assume i have edited the expression --> VT("net_output"). After simulation, this result show a normal...
View ArticleClik here to view.
Outputs to be saved
In ADEL when we select on the schematic and select outputs to be saved ,where will they be saved (IC618).  Thank YouShashank
View ArticleClik here to view.
converting analog bit to signed decimal
Hı, I have 3 bit analog bits. I want to convert it to sıgned decimal output except 3'b100. because I want to get 3'b100 as a 0100(convert '-4' to '4'). Can u help me verilogA code for converting, please
View ArticleClik here to view.
how to plot the resistance of pseudo-resistor against the voltage node a and b ?
Hi,I want to simulate a pseudo- resistor that is shown on attached figure. I apply a sine source with ac=1 and plot the transistor current against frequency using AC analysis .but i don't know how to...
View ArticleClik here to view.
Accessing simulation variables in verilog-a without passed parameter?
In Verilog-AMS, I am able to access simulation variables in a module by using:cds_globals.<name of variable>I'm trying to keep my design as clean as possible, and I don't want to add a parameter...
View ArticleClik here to view.
Can you Store/Recall layer sets in Virtuoso?
Is there an easy way to configure viewable/selectable sets of layers in virtuoso that I can store and recall as needed? I'm constantly viewing a given subset of all available layers and finding myself...
View ArticleClik here to view.
How can I find the voltage difference between two nodes?
Below Figure is my circuit.I want to find the voltage difference between green node and red node.But, I do not know how can I get this.How can I find the voltage difference between two nodes?Please...
View ArticleClik here to view.
Generate FSDB/VCD waveform for AMS mixed signal simulation
I'm using IC617, AMS simulator. My netlist includes verilog, verilogams, veriloga, spectre..and real implementationin my testbench, Block "stimulus" is verilog, and there is a "dumpfile()" in it. Is...
View ArticleClik here to view.
Noise options for Transient noise Analysis
Does the simulator option for noise contributions work for transient noise analyses too?Thanks!
View ArticleClik here to view.
x value of ymax/ymin?
Hello everyone,I need to observe how my circuit responses to different voltage pulse inputs, and x value(time) of ymax/ymin (output voltage) is what I need to record.Is there a function in calculator...
View ArticleClik here to view.
pnoise timedomain
Hi,It's been a while since I ran pnoise and for that time I see the gui has changed. Before when I was simulating sampled circuits I could choose Noise type: timedomain and then Add Specific Point of...
View ArticleClik here to view.
Assembler outputs: change type from implicit to signal
Hi,in the Maestro-Assembler outputs I do have an output signal of type "implicit" (signal, expression, implicit, fault ...) which is no longer used in any expression.I need to change its type to...
View Article