Clik here to view.
Is assura_tech.lib file set correctly?
We installed a new PDK, but i found that assura_tech.lib file contains path to the previous PDK. Does it mean that the new PDK was installed incorrectly or setting the assura_tech.lib file is not a...
View ArticleClik here to view.
DVFS feature ?
Hi,in my previous company I have a DVFS feature that connected all the power and gnd automatically in the schematic. For example after construct a schematic I can go to schematic window and select...
View ArticleClik here to view.
ADEXL: automaticaly include extracted view
Hi all.I'm using ADEXL with spectre simulation with Extracted view Created by QRC.Simulation work well, but I have a problem that it consumes much file size.One of the reason is input.scs, it involve...
View ArticleClik here to view.
How to change background color of schematic editor in cadence virtuoso
Dear all,Can any one help me with how to change the background color of schematic editor in cadence virtuoso from black to white.?RegardsArun
View ArticleClik here to view.
Is there a method for simulating a circuit with varying temperature?
I wanted to know if there was a method for varying the temperature with time. How might one go about doing this?
View ArticleClik here to view.
changing the location of netlist creation in loop
HelloPlease refer to the link below:https://community.cadence.com/cadence_technology_forums/f/custom-ic-design/35371/creatnetlist-with-ocean-in-a-specific-directory,I am trying to do a similar thing...
View ArticleClik here to view.
ultrasim netlist stitching
Hello, I am using ultrasim to simulate a spectre format netlist.I want to stitch the capfile to the instance [XBLOCK.XRIBLET] using the following ultrasim option:usim_opt capfile="[XBLOCK.XRIBLET]...
View ArticleClik here to view.
pspice code in spectre.
HiI've been trying to implement an infineon power switch model (SPA12N50C3_L1) in virtuoso. I used the NMOS4 from the analoglib for the purpose and I added a model file that i got from infineons...
View ArticleClik here to view.
ADE XL corner test error
Hello!When i try to run a corner test it fails with these errors:Error found by spectre in `modn', during circuit read-in. ERROR (SFE-23): "/dk/ams/hitkit410isr15/spectre/c35/soac/cmos53.scs" 3423:...
View ArticleClik here to view.
ideal integrator freq response dc gain problem
I used ideal components from analogLib to make an ideal integrator asthe freq response at top plate of cap iswhich is strange. How there is dc gain, seems some res at parallel of Cap. Is this due to...
View ArticleClik here to view.
SKIP Circuit or instance in spectre
Hello,When using Ultrasim the 'skip' option allows to simulate the circuit and skip some blocks and instances ( usim_opt skip=1 inst=[x0.x1] ).Could you please tell me if it is possible to do the same...
View ArticleClik here to view.
Multiple GND PAD/Pins connected to the same GND Plane
Hi All,I am currently working on a layout with 10 GND pads and each pad has it's own Pin GND01-10. These Pads and Pins are connected to a common VSS ground plane. Currently the only way I can...
View ArticleClik here to view.
avoiding ams re-gen and re-compile the netlist database
hello exports,I'm using ams to run cosim with both analog (schematic + veriloga) and digital (verilog) blocks. everytime I run it by ocean script, I see it re-generate netlist and then re-compile the...
View ArticleClik here to view.
Stream out GDS excluding selected cells
Hi, I would like to stream out GDS excluding selected cells. Is there any way to do this?Thanks,Cambridge
View ArticleClik here to view.
Pin mismatch between Symbols and Schematics
Hi All,When generating the standard cell schematics (from .cdl) for an OA library from the scratch (in IC6), sometimes the discrepancies can be noticed between the symbol and schematic views, as...
View ArticleClik here to view.
Voltus: how to generate the "DFII Layer Map File"?
Hi! I'm trying to get Voltus-Fi working in my setup (16FF), but I am stuck with the "DFII Layermap" entry in the Voltus IR/EM dialog (see below). Is there any way to autogenerate this file from other...
View ArticleClik here to view.
Exporting data from OP Region Spec to "Outputs setup"
Good afternoon,I need to check the OP of the transistors in a schematic, under ADE-XL. To accomplish that I've used "OP Region Spec".I entered the parameters I wanted the expressions to have and...
View ArticleClik here to view.
Changing the number of series instances in a schematic
Hi,Is there a way to parameterize the number of series instances in a schematic and be able to change that from the symbol parameters? Thanks,Mohammed
View ArticleClik here to view.
usim_trim to change block parameter multiplicity (m)
Hello,To change a parameter in transistor, capacitance or resistor without touching the netlist, we can use for example :usim_trim instance=x1.x2.cap5 value=3fWhat if I want to change the multiplicity...
View ArticleClik here to view.
Sweeping of variable with step as expression
Hi all, I wanted to sweep a parameter as follows in ADE XL, "vin" should be swept between [initInput,endInput] with steps of (endInput-initInput)/amountPoints (with amountPoints, initInput and endInput...
View Article