Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4899

avoiding ams re-gen and re-compile the netlist database

$
0
0

hello exports,

I'm using ams to run cosim with both analog (schematic + veriloga) and digital (verilog) blocks. everytime I run it by ocean script, I see it re-generate netlist and then re-compile the design even nothing has been changed yet. 

the log prompt and Ocean script as followed. any clue?

thanks,

David

   Recompiling... reason: file './cds_globals.vams' is newer than expected.
   expected: Mon Sep 10 18:05:29 2018
   actual: Mon Sep 10 18:06:11 2018
   irun: *W,FILOD: The file  ...../ams/cosim_config/netlist/spiceModels.scs is out of date, the exec amsspice will be re-invoked.
   file: ./cds_globals.vams

simulator( 'ams )
solver( 'Spectre )
;open the top schematic view so the simulator can find it in memory for "ocean -replay"
;use "ocean -restore " no longer need this
dbOpenCellViewByType( "lib" "top" "schematic" )

; for config based case
design( "lib" "top" "cosim_config" "r")

ocnAmsSetOSSNetlister()

resultsDir( result_dir )

connectRules("ConnRules_mid")

modelFile(
'("....._usage.scs" "tt_lib")
)
analysis('tran ?stop "1" ?errpreset "conservative" )

envOption(
'amsIEsList '((t "global" "" "1.8" "connectLib.CR_full_fast" "" "logic" "discipline=logic;" "Built-in"))
'builtinuser nil
)

temp( 27 )

run()


Viewing all articles
Browse latest Browse all 4899

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>