Clik here to view.
xrun: *E,FILEMIS: Cannot find the provided file ./netlist.vams
First, I am *very* new to Virtuoso, please be gentle! Something isn't right with Xcelium simulations.I am working through sanity testing the simulator. I have a simple schematic cell view that I...
View ArticleClik here to view.
hidden some cell in pdk library
there are too many cells in pdk library, but only partial cells will be used in the design, and I want to hidden the others that unused in the design.how can I do it? I am try to use "View->filters"...
View ArticleClik here to view.
Power IR/EM vs Voltus-Fi
Hi All.I understand correctly that there are two tools for IR/EM analysis?Can anyone explain what difference between "Power IR/EM" vs "Voltus-Fi"?
View ArticleClik here to view.
Post layout simulation using Ocean Script
Hello,I want to run the post layout simulation using ocean script. But i am not able to find the keywords that i need to include in my ocean script to do post layout simulation.I would be very thankful...
View ArticleClik here to view.
Request - Skill script for block level floor planning (Constant area stretch)
I have browsed the forums for a number of years for ideas and references when creating some useful bind keys.Recently I thought about a nice feature to have, would be to place down a rectangle or...
View ArticleClik here to view.
Convergence problems using analogLib switch (DC simulation)
Dear all,I am doing a simple testbench for a comparator and would like to have several voltage sources, for different type of analysis, but only one common input on the comparator.So I've defined the...
View ArticleClik here to view.
eyeDiagram() vs. Measurement --> Eye Diagram trigger period
Hi,in the result browser, the Measurement --> EyeDiagram lets me plot an eye diagram vs. a trigger periode generated from another signal - that's what I need.The function "eyeDiagram()" only allows...
View ArticleClik here to view.
Spectre simulation of verilogA file
Dear All, My schematic consists of a dc voltage source and a simple resistor written in verilogA, just to understand how to use verilogA files with Virtuoso ADE. The netlist from Virtuoso ADEL...
View ArticleClik here to view.
Clik here to view.
ADE Explorer Real time tuning with schematic DC annotations
When you run a DC analysis you can annotate the voltages and currents on the schematic.Is there any way to use this with ADE Explorer's real time tuning?ADE Explorer won't let the mode run without an...
View ArticleClik here to view.
Power MOSFET/IGBT in Cadence
Hi,We know that Virtuso is the standard for analog IC. That being said, power MOSFET is also important in analog design, but it doesn’t have simple geometry as PMOSs. They have VDMOS and other...
View ArticleClik here to view.
Crude auto-layout SKILL to Virtuoso
Hi,In virtuoso, one can add Verilog type Cellview, and it can get compiled. For the least, this result in RTL netlist.For millions of registers, one definitely needs Encounter for layout generation....
View ArticleClik here to view.
Full OSSHNL error list
Hi,Occasionally we get error message:ERROR (OSSHNL-514): Netlisting failed due to errors reported before. Netlist may be corrupt or may not be produced at all. Fix reported errors and netlist again....
View ArticleClik here to view.
NC-verilog Executable blank
Hi,When working with NC-Verilog, we get “executable” blank error.In the forum there are also post1,post2 which suggest it is related to INCISIV installation. So is it imperative to install INCISIV to...
View ArticleClik here to view.
encounter invoke rc executable?
Hi,The rc command, found in socencounter/bin folder, as described in rc_user.pdf, provides many basic functionalities.The SoC Encounter program, when we click Design>>Import RTL, does it actually...
View ArticleClik here to view.
Playground Timing lab and constraint?
Hi,We would like to get familiar with some basic steps in encounter design. If we want to import some most simple Verilog in encounter, it asks for Timing lab and constraint. Is there any default Lib...
View ArticleClik here to view.
saveNetlist option changing view to functional from schematic- Innovus to...
Hello All,I am performing an LVS run using Calibre. For this, I imported the stream/gds file and the the verilog file after my backend flow (Innovus). The .v file was converted to a SPICE netlist...
View ArticleClik here to view.
Back Annotation of Segmented Resistors
We have a situation where a single resistor device is placed in a schematic. Then in layout, the designer segmented the resistor into two series resistors. The device has a CDF parameter called...
View ArticleClik here to view.
CDF doneProc callback no longer runs.
I have a symbol that sets some CDF parameters using a callback with the doneProc event.I now get the following error "*WARNING* An error occurred while applying the CDF doneProc 'X' to...
View ArticleClik here to view.
pnoise analysis modulated type for single edge
Hello,Is it possible to have pnoise analysis of modulated type while considering only rising edge. Meaning ignoring falling edge or dutycycle. Only rising to rising. It can be done in pnoise "jitter"...
View Article