Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4910

Playground Timing lab and constraint?

$
0
0

Hi,

We would like to get familiar with some basic steps in encounter design. If we want to import some most simple Verilog in encounter, it asks for Timing lab and constraint. Is there any default Lib and constraint (loose constraint) to play with? Is there any tutorial folder coming with the installation containing them?

 

G


Viewing all articles
Browse latest Browse all 4910

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>