Quantcast
Channel: Cadence Custom IC Design Forum
Browsing all 4886 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

ViVA ICADV18.1: Hide and unhide subwindows

Is there a way to temporarily hide/unhile certain subwindows in a ViVA plot for version ICADV18.1? In ViVA ICADV12.3, there was a subwindow assistant that does so, but the plot layout changed in 18.1...

View Article


Image may be NSFW.
Clik here to view.

Transistors Operating Region check in Ocean Script

Hi,I am trying to optimize my design using cadence ocean script to print a results on text file and then I am using Matlab for post processing this results and do iterations. The first criteria I have...

View Article


Image may be NSFW.
Clik here to view.

Saving terminal currents of extracted circuit breaks harmonic balance simulation

I have a CMOS inverter that I've extracted to a dspf file using Calibre xACT.When I save any of the terminal currents of the extracted block in a harmonic balance simulation, the circuit ceases to...

View Article

Image may be NSFW.
Clik here to view.

How to save wave as text information rather than wave plot

Hello,I am intersecting two signals by using Intersect function from ADE calculator and reading the intersection point as text (x,y) then I push it to my ADE to be saved for the next run. However, when...

View Article

Image may be NSFW.
Clik here to view.

Exporting ADE-L Design Variables into a CSV file

Dear all,there is a similar post from about 2 years ago, addressing the same problem (but for AMS Designer), but not offering a solution to immediately work (in my case ADE-L and Spectre).I would like...

View Article


Image may be NSFW.
Clik here to view.

Making a mathematical expression between two parameters in ADE GXL output...

Hello,I am running the Circuit optimization from ADE GXL, I am practising simple two-stage operational amplifier as it has shown below, I want to include a formula in my output setup the M6 drain...

View Article

Image may be NSFW.
Clik here to view.

Running different type of simulation in one environment

HelloI would like to ask you how can I run a different type of simulation in one simulation environment, for example suppose I want to do the basic simulation of op-amp like-input common mode range-AC...

View Article

Image may be NSFW.
Clik here to view.

Opening an ADE XL interactive test editor following an Ocean run

Hello,I usually run multiple simulations at the same time and use ocean script to do that. If I want to view the plots after, I view it in ADEXL environment. If I want to quickly run interactively...

View Article


Image may be NSFW.
Clik here to view.

Unreadable background color (rectangle balloon information in Virtuoso...

Hi All,Usually, when hoving the mouse over a button, a menu or a blank space to fill, a rectangle information balloon popup to provide information about the function or what information is expected...

View Article


Image may be NSFW.
Clik here to view.

PVS-QRC vs Assura-QRC

Hi,I'm trying to migrate from Assura extraction to PVS. Tool versions:IC6.1.7Assura41.6PVS191EXT191I have LVS decks which were supplied by the fab (e.g. TSMC65nm GP), and both PVS and Assura LVS work...

View Article

Image may be NSFW.
Clik here to view.

Unbound pins when running Assura LVS in Virtuoso Layout

hello sir, when i draw the layout of the buffer circuit, there is no DRC error but there is one LVS error that occurred which is related to unbound pin.i attached the image of my layout, in this image...

View Article

Image may be NSFW.
Clik here to view.

Virtuoso Layout Migrate FLOW works successfully, but the migration result is...

Dear all:       I transfer layout from tsmc18 to smic18 with VLM tools.  As shown in the figure below, the VLM flow indicates that migration works successfully. and I checked my setups, there seems to...

View Article

Image may be NSFW.
Clik here to view.

Feasibility Analyses In Cadence ADE GXL

Hello,I have recently worked with Circuit optimization using Cadence ADE GXL. I used both the Global and the Local optimizer to final size my circuit against PVT corners, seems everything is ok for me....

View Article


Image may be NSFW.
Clik here to view.

shooting vs. hb

Hi,From this link:community.cadence.com/.../tip-of-the-week-when-to-use-harmonic-balance-engine-vs-shooting-newton-engineit was recommended to use shooting for circuitry that has sharp transitions, but...

View Article

Image may be NSFW.
Clik here to view.

How to create delay on signal using experssion

Hii would like to know if I can introduce delay on transient signal by calculator function or expression. 

View Article


Image may be NSFW.
Clik here to view.

Plot an internal node voltage after post-layout simulation

Hi,I am using  Virtuoso ADE Assembler for post-layout simulation. And the version is ICADV12.3-64b.main.957.My steps is following1)I set "save all", ran post-layout sim (transient sim) and get the...

View Article

Image may be NSFW.
Clik here to view.

Spectre Monte-Carlo simulation without ADE-XL license

I do not have an ADE-XL license, I only have an ADE-L license.I want to run monte-carlo simulation using spectre without ADE-XL license.Also, I cannot use any simulator(such as hspice) other than...

View Article


Image may be NSFW.
Clik here to view.

Config view does not switch schematic and calibre views

Hi all,I successfully extracted the calibre view of my circuit and now I am creating the config view to perform post-layout simulations.I created the config view using the spectre template and it...

View Article

Image may be NSFW.
Clik here to view.

Is there a way to eliminate undesired data from a psfxl file to save area in...

I'm running 6.1.7, and I inadvertently ran a long corner sweep with "save all".  I now have 600 corners with 500MB psfxl files each.  I only use about 6 or 8 waveforms from each corner to create my...

View Article

Image may be NSFW.
Clik here to view.

virtuoso command show running response

i use Centos 7 x86_64[root@soc02 ~]#cat /etc/redhat-releaseCentOS Linux release 7.7.1908 (Core)  [root@soc02 ~]# source /cad/cadence/CIC/ic.cshrc[root@soc02 ~]# virtuosoWARNING: HOST <soc02> DOES...

View Article
Browsing all 4886 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>