Error when trying to characterize a DFF with asynchronous SET/RESET signals
Hello,I am encountering an error when trying to characterize a DFF having asynchronous SET and RESET signals:------------ERROR (LIB-934): (define_arc): Ignoring arc of cell:'DFFQSRX1', r_pin:'RESETB',...
View ArticleUsing Simulation Variables and Outputs in MDL File
Hello,I am using Virtuoso version IC6.1.7.I would like to stop the transient simulation that I perrform in ADE L by using autostop option. For that, I use an MDL file, where I define an event driven...
View ArticleSchematic Editor Create Instance Form - Auto-completion
Hello, In the schematic editor, how does one enable the the auto-completion feature for the 'Library', 'Cell' and 'View' fields? Furthermore, I would like the 'View' field to default to 'symbol'. Is...
View Articlemountfs and open cellview to edit
Hi. We have cadence installed in our lab and maintained by our support group.Since we are the end-users, we don't have root permissions on our Cadence machine.I'm following regularly after Cadence...
View ArticleLiberate Characterization Error (removal_rising/fall) for Sequential Cells
Hi All,When characterizing a custom made D-flip flop at nominal conditions (1.2V/25C), Liberate runs into following error :ERROR (LIB-52): The constraint search failed to find a solution within the...
View ArticleMissing Parameter in Layout "Edit Instance Properties"
Hi Guys,I can't change the size of pmos or nmos during Layout. In my Layout "Edit Instance Properties", i don't see any "width" parameter. Literally that does not allow me to use virtuoso for layout...
View ArticleFiltering data to plot for nested sweeps
Hi Everyone,I've run nested sweeps in spectre and I would like to filter the data, what I postprocess and plot with OCEAN. Let's say I want to plot the results with a fixed value of the second sweep,...
View ArticleADE XL Message 5052
Hi everyone,I am trying to run monte carlo to test the variation of the reading time of a 1T1C DRAM cell, where the bitline cap increases by delta V. I ran a transient analysis then used the function...
View ArticleMerging Traces into One Family
When running parametric analysis, the output waveforms are plotted as a family of curves. It is then possible to send the entire family of curves to the calculator and perform the same operation on all...
View ArticleConvergence error and inability to compute operating point
Hi,I have convergence issues even if I run very simple inverter circuit with fdsoi 28nm technology. Here I paste the schematic. As you see I tried to generate VSS=0 myself but still I have problem....
View ArticleSampled PNOISE/PXF analyses: how to get the "eventtime" values found by...
Hi! I want to automate the plotting of sampled PNOISE and PXF results, but for these simulations the getData() function expects an argument "eventtime" (corresponding to the sampling event(s) found in...
View ArticleUsing system gcc instead the MMSIM one during ahdlcmi compilation
Hi all!I'm having problems during VerilogA compilation and the spectre.out show me the following error in MMSIM 15.1.0.257ERROR (VACOMP-1008): Cannot compile ahdlcmi module library.Checking in the...
View ArticleDC Sweep with PDP calculation
HelloI have designed a 16 bit adder and want to do a power supply variation and plot VDD Vs PDP. I have set up the sweep parameters alright but I can not figure out how to calculate PDP. When I try to...
View ArticleCreating a Calibre View from an Extracted Netlist
Hi All,I have an extracted netlist with parasitics given by the IP provider for all standard cells. However this netlist (shown in below link, only for one cell) looks more like a .cdl than a...
View ArticleWaveforms names in Viva/Result browser
Hi,Is there a way to change the way Viva displays the name of a hierachical net when it's plotted? For example, if a have a certain "net_X" which in my circuit is placed down in the hierarchy, eg....
View ArticleCadence Liberate used for standard cells characterization
Now, I work on the standard cell characterization with Liberate. But I don't understand the results of switching power and hidden power.Can someone tell me why the power unit is pJ?Can someone tell me...
View ArticleReliability simulation takes huge memory
Hi ,We are running aging simulation with post layout netlist, and needs consume lot of memory(100GB) and hitting the queue limitation, I know that tools is saving lot of drain current for aging model...
View ArticleVIVA Plotting questions (legends and waveform selection)
I recently discovered that I could relocate the legend in a VIVA plot to "inside" which was joyful for me because when it was on the left the hard copy version of the legend always took up a ridiculous...
View ArticleCDF for NOT GATE
Hi everyone,i have a problem when i create CDF parameter for not gate.this is error "ERROR (SFE-1997): "input.scs" 16: ND0.M2: parameter `w': Unknown parameter name `WP' found in expression"i change...
View ArticleVirtuso XL and connectivity issue
I have been working for many years in IC5 Layout XL and loved the tool. I have worked sporadically some projects in IC 6 in the past, but this year our company decided to switch all the new projects...
View Article