Quantcast
Channel: Cadence Custom IC Design Forum
Browsing all 4905 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

expression syntax for schPatchExpr

I am designing a circuit, where I need to connect a 32 bit wide bus to another bus which is 32 bits wide. I am trying to use a patch with the appropriate schPatchExpr, but I am not able to get the...

View Article


Image may be NSFW.
Clik here to view.

Spectre VS Hspice in simulation speed- questions and concerns.

Hello,In my simulation by using Cadence Spectre running in the command line mode (e.g., call runSimulation with input.scs and extract performance using ocean script), the time analysis is as...

View Article


Image may be NSFW.
Clik here to view.

NF of Demodulator

hiAs the input and output frequency of the demodulator is different, i want to learn how to get the NF for a simple demodualtor specially using Cadence. If you have any good reference kindly share. Thanks

View Article

Image may be NSFW.
Clik here to view.

iterated instance with different views to use, hierarchy configuration

hi all,I have an iterated instance e.g. ADC<0:9>. I am trying to switch views in the hierarchy editor such that ADC<0> is set to e.g. 'schematic' view and ADC<1:9> are set to e.g...

View Article

Image may be NSFW.
Clik here to view.

DRC check in Integrated PVS environment

Hi,I want to check my DRC errors with the Integrated PVS environment. How can I actually see where all of my DRC errors are? I can only see instant DRC errors as I draw (e.g. M1 spacing minimum). In...

View Article


Image may be NSFW.
Clik here to view.

guide needed for simulating the circuit with script

hello, guys,    I used to simulate the analog circuit by clicking the GUI provided by IC616 and mmsim14.  I find it's such a burden to simulate the same circuit for so many times. for example, if I...

View Article

Image may be NSFW.
Clik here to view.

SKILL command to turn off grid track

Hi,I have two SKILL code related questions in virtuoso:In layout, what is the command that controls ON/OFF of Palette/Grids/Tracks and Palette/Grids/Grids, I tried to guess based on command list from...

View Article

Image may be NSFW.
Clik here to view.

voltus-fi with tsmc qrcTechFile

HiI have a question on voltus-fi with tsmc qrcTechFile.  I am using the following version:Voltus-Fi version being used is as follows:******************************************************************...

View Article


Image may be NSFW.
Clik here to view.

VerilogA issues -- transition function

Hello,I'm creating a verilogA model for a circuit component and wish to have smoothly transitioning variables. The variables are of the real data type and I can't seem to use the transition function on...

View Article


Image may be NSFW.
Clik here to view.

Cadence Virtuoso Default Libraries

HiI am very new to the cadence tools. I would like to know what are the default libraries the cadence provides in the virtuoso environment such as analoglib, basic etc. I think the list may me many....

View Article

Image may be NSFW.
Clik here to view.

Need to Set Design before issuing this command

Hello,I am using ADE L in Virtuoso version IC6.1.6.500.1All of a sudden I try to use my saved spectre_state for a schematic and it shows me " Need to Set Design before issuing this command" . I dont...

View Article

Image may be NSFW.
Clik here to view.

VerilogA Error running Spectre

Hello all,I have a veriloga module (just a regulator) in my schematic and when I try to simulation the schematic ADE L Spectre I am getting the following errors in spectre.outCreated directory...

View Article

Image may be NSFW.
Clik here to view.

Parasitic extraction for interconnects

Hello all,I need to run Calibre parasitic extraction (PEX) for some interconnects which are basically a combination of metal layers and vias. So no schematic corresponds to that, and I just have a...

View Article


Image may be NSFW.
Clik here to view.

Verilog-A model equivalent to primitive model?

Hi,I'm build a AMS test bench (ADE based) and try to replace all resistor/inductor/capacitor from analogLib primitives to Verilog-AMS models.The purpose is to make every elements flexible to be changed...

View Article

Image may be NSFW.
Clik here to view.

gmoverid in dc operating point is not equal to gm/id

Hi,I just want to do the gm/id plot, by following circuit.and i included one scs file with "save NM0:all", i can got gm, id and gmoverid by dc simulation. use following 3 expression to get the gm/id...

View Article


Image may be NSFW.
Clik here to view.

layout-xl schematic numbering update

Hi,I have a layout that is LVS clean with respect to its schematic but, since the last LVS check, all the instances in the schematic has been renumbered. How can I update a layout connectivity (I'm...

View Article

Image may be NSFW.
Clik here to view.

Exporting Horizontal Marker, selecting intercepts by zooming the graph...

Hello, I need to save the intercepts with an Horizontal Marker. I use Virtuoso IC6.1.7-64b.500.4 I zoom-in the graph in Viva and I click on Marker -> Export -> Horizontal Marker. Unfortunately,...

View Article


Image may be NSFW.
Clik here to view.

missing instance in schematic

Hi,sometimes when I open a schematic, there are some instances missing, like instances from other libraries, that have been removed later on.such instances will be displayed as a crossed box using...

View Article

Image may be NSFW.
Clik here to view.

Pen Tool and node / point tutorial video

Hello,I am super excited about the great features in Glyphs that Font Lab doesn't offer... much of your program is very intuitive but I'm having a hard time moving from my familiarity with Illustrator...

View Article

Image may be NSFW.
Clik here to view.

monteCarlo results in percent instead of absolute?

Is there a simple way with monteCarlo sims in ADE-XL to show the min/max/std dev expressed as a percent of the mean?  For example, take a very simple case of a test bench which measures the resistance...

View Article
Browsing all 4905 articles
Browse latest View live