Clik here to view.
2021-Era Recommended Spectre "Measure" Syntax
Greetings -Ā What is Cadence'sĀ modern-day (circa 2021) recommendation for scalar measurements in Spectre netlists?(Something akin to traditional-SPICE's `.meas` cards.)Ā ThisĀ would be something that...
View ArticleClik here to view.
Adding shortcuts For probing or any feature
Hi All ,I am using cadence virtuoso version IC618, i want to add the shortcut that when i press "9" the selected net gets probed , I don't know where exactly to make changes to achieve this. Kindly...
View ArticleClik here to view.
EMX issue
I am using CADENCEĀ version IC6.1.1. I have integrated Integrand 10 in the same version.But while running simulation on an inductor I get the following errorĀ 'EMX interface job exited abnormally with...
View ArticleClik here to view.
Need Help to write an email into the desiging fonts style
This community is very unique and here people are very helpful so I am here to ask a question about the fonts style my question is I like stylish font style from Ezzee Fonts and so I want to send an...
View ArticleClik here to view.
PLL + PSS + PNOISE convergence
After reading most of the documentation about how to setup PSS for ring-oscillators, etc. I was able to simulate the ring-VCO with an subsequent div-by-2 in PSS with PNOISE and got reasonable...
View ArticleClik here to view.
Use Maestro expressions in Ocean script
Hello,I have an Ocean script in maestro, which generates some outputs depending on simulation variables. The variables I get with the 'pv(...)' function, but I also want to use some other expressions I...
View ArticleClik here to view.
can't rerun unfinished /error points
Hello everyone,I have strange problem when I tried to rerun error points. In my simulation, I got some points with "sim error", and I have checked output log, there was no error in it.I tried to rerun...
View ArticleClik here to view.
$finish_current_analysis in verilogA
Hi,I am using a verilogA block in my simulation and it includes the statement $finish_current_analysis to stop the simulation when the event I am interested in happens. It works correctly if I simulate...
View ArticleClik here to view.
How to add variable in model files?
There is some perimeter in model file which I want to access as a variable and can easily edit from design variable option. Can you please help me on that about how to add variables in model file?For...
View ArticleClik here to view.
annotate text to a schematic from a file every time the schematic is opened...
Hi all,This might be an oddball request but I'm going to ask it anyway.I have aĀ text file containing a simple text message, which, say indicates the health of a circuit. This would be something that I...
View ArticleClik here to view.
Square pins on symbols in verilogin
HiReally dumb and nit picky question - is there a way to make the symbols generated by verilogin use square pins rather than the longer rectangular pins?Ā I can't seem to find an option.Ā I'm using...
View ArticleClik here to view.
Noise Figure of track and hold circuit
Hi, I am trying to get Noise Figure in track and hold circuit with RC>>Ts/2. My ckt is like RC low pass filter {Port(with res=50) + switch + cap to gnd }NF= 10logF, Ā where F is Noise Factor and F...
View ArticleClik here to view.
Using SystemC models in ADE
Hi,Is there a way/documentation to use SystemC models in ADE-based simulations? I know the RAK about SystemVerilog in ADE-based AMS simulation.Ā Is there a similar RAK about SystemC?Thanks, Chris
View ArticleClik here to view.
How to simulate a mixed-signal system if power-supply is time-varient
Hi, I'm working on system verification using AMS. For one case, the power-supply VDD is changable during simulation.I'm using connect_rule, and tried to modify vthi/vtlo but failed with some errors....
View ArticleClik here to view.
Library charecterization without post-layout netlists
Hello.I want to characterize cells created in Virtuoso into a standard cell library. I do not have access to the LVS and extraction tool that is supported by the PDK.(The foundry's golden tool is...
View ArticleClik here to view.
Server processor selection - any difference in performance and features (AMD...
Hi all,we are about to get a new server for our ASIC development.We have to decide between AMD-Epyc-32cores (cheaper) and Intel-Xeon-24cores (more expensive).We are wondering if there would be any...
View ArticleClik here to view.
VIVA Evaluation error for calculator expression over corners in ADE Assembler
Hello,I am using Cadence Virtuoso version IC6.1.8-64b.500.6I have designed a frequency output temperature sensor. I have formulated the sensor sensitivity s(f) over corners, which is yet only the...
View ArticleClik here to view.
Update VerilogA outputs during simulation based on values read from from
For verification of an analog block, I am trying to set up my testbench such that I can change the output of a verilogA input stimulus during transient simulation. TheĀ goal is to read a text file at...
View ArticleClik here to view.
Simulation of gate leakage current using cadence
Hi, allI'm going to test the gate leakage current in TSMC 180nm process.I connect a DC voltage to the gate of an NMOS transistor, and do DC(and tran) simulation, the results of Ig is nan. I'd like to...
View ArticleClik here to view.
EMIR simulation fails with EMIR-1099 code
As shown in the picture, I don't understand what causes this
View Article