Clik here to view.
Picking corner dependent variables for monte carlo simulation
I have two simulations:1. Calibration sim - (used to obtain a 5 bit variable)2. Actual sim - (uses 5 bit variable from calibration sim to check other transient conditions)I run the first sim...
View ArticleClik here to view.
Layout xl highlight dimming vs selecting
When using net highlighting option in Layout XL, the dimming option for other nets and layers is enabled. It acts as a shadow effect. It makes other objects darker.I want to enable the same effect on...
View ArticleClik here to view.
Changing the height and width of a viva graph
Hello,I would like to change the height and width of viva graph but It it doesn't seem to take effect after adding this in my .cdsinitwidth envSetVal("viva.graphFrame" "width" 'string "600"); height...
View ArticleClik here to view.
Clik here to view.
lxCheckAgainstSource() command query
Hi Andrew, I am using ICADV18.1 ISR10 and I have a query related to lxCheckAgainstSource command.lxCheckAgainstSource(d_schCellViewID d_layCellViewID[ ?masterDiff { t | nil }] [ ?paramDiff { t | nil }...
View ArticleClik here to view.
How to make Display Option automatically loaded for layout
Is it possible to make Display Option automatically loaded for layout whenever I open a file for layout?Now I have to set it each time and sometimes I forgot so off gird error happened.I have a file...
View ArticleClik here to view.
group and ungroup in layout L
Is it possible to temporarily group some components together for alignment all of them at the same time and then ungroup after alignment in layout L?(IC6.1.8-64b.500.8)
View ArticleClik here to view.
Turn off i/f noise in Transient Noise simulation
Hi everyone,I got a question here: how could I turn off the flicker(1/f) noise of a circuit in Transient Noise simulation? Please let me know if you have any clue! Thanks a lot!Best,Jessica
View ArticleClik here to view.
ADE Explorer - Simulation job was suspended - Corrupted the results .rdb
I have a setup, where an external script will suspend low priority simulation runs, from time to time, based on license requirement within our team.Often this works as a charm. But sometimes, a...
View ArticleClik here to view.
Custom Grid Creation According to .tlef
Hello,I am inquiring about how to create a custom grid according to the .tlef metal routing tracks. The problem I seem to be running into is that Virtuoso only allows you to create a rectangular grid,...
View ArticleClik here to view.
How to include an Instantiated Verilog cell in the config view of AMS simulation
Dear All,I have created a VerilogAMSTEXT module called sync_block.The module text looks like bleow :-It has two instances sync_a ad sync_b. These are defined in separate files sync_a.v and...
View ArticleClik here to view.
ERROR in AMS simulation : "expecting a valid compiler directive [16(IEEE)]"
Dear All,I have a verilog code portion as below:-But, when I run I get error as :- ncvlog: *E,EXPCPD ... expecting a valid compiler directive [16(IEEE)]. `#if $NUM_STAGES$ > 2.Could any body please...
View ArticleClik here to view.
ADEXL different accuracy setting for sub-blocks
Hi,I'm doing a large post-layout circuit transient simulation. I only need high accuracy on part of the entire circuit. Using "conservative" will be applied to the entire netlist and it will slow down...
View ArticleClik here to view.
Generating schematic using pin information from layout
Hi All,I have an IC layout and it's pin information. I need to create a pin only schematic for this layout. The no of pins are more than 150 so is there a way to create this pin only schematic apart...
View ArticleClik here to view.
How to run the routine CCSputOnGrid.il?
I'm trying to run the code for correcting offgrid error here.The first step is :a. Load the SKILL procedure via .cdsinit file/CIW load("CCSputOnGrid.il")I did that but got the error *Error* load:...
View ArticleClik here to view.
use of PTM 16nm finfet models for simulation
Hello everyone,im new to spctre simulation on cadence, my project involves a circuit desgin and simulation based on FinFET devices. I have downloaded the FreePDK15 files and PTM 16nm models from the...
View ArticleClik here to view.
Calibre / PEX / During Calibre view creation / *Error* close: argument #1...
When I run PEX (passes LVS) and try to create a Calibre view, it goes through "Running Back Annotation Flow", then it errors out:Calibre View generation encountered a fatal Error.Please consult the...
View ArticleClik here to view.
Ideal ADC model setting in adhllib
Hi everyone,Does anyone know how should I set an ideal ADC in adhllib? Specifically parameters "Vref" and "model".And a general question; I remember in ADS tools by clicking on "Help" we would be...
View ArticleClik here to view.
SKILL: How to have multiple schematics open and modify the instance...
My situation is I need to copy the instance property from one schematic to another one. For example, I have schematic_source and schematic_target. The instances in schematic_target is a subset of...
View ArticleClik here to view.
ADE Assembler evaulates expression prior to simulating - long wait
Hi,Based on feedback from Andrew Beckett, in another thread, I recently moved a simulation setup to the LSCS job control mode, instead of ICRP. Now, every time I launch I get a ton of errors printed...
View Article