Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4897

pin map error after pex analyse in calibre

$
0
0

hi

I'm using 6.1.7 cadence and I  completed the layout of my design.

I have done DRC and lvs analyze without error but when I want to do pex analyze, after I did the calibre view setup I got this message that I don't know what should I do.


I'm using 65nm technology.

I'm looking forward to helping.


Viewing all articles
Browse latest Browse all 4897

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>