Clik here to view.
unbound variable - device property issue
Hi,I set a variable "L350" to NMOS transistor length and sweep the variable. It works well. However, after I try parameterization on its length, accidently cds shows the unbound variable issue of...
View ArticleClik here to view.
CMRR simulation setup
Hello,This question has been asked multiple times and answered here: https://community.cadence.com/cadence_technology_forums/f/rf-design/27951/plotting-cmrr-and-psrr-in-cadence-virtuoso and here:...
View ArticleClik here to view.
How to load different .dc file for each corner in single run
Hi,this might not be an urgent issue, but I'm wondering how I can treat corner as a variable, and apply different file reads for each corner.I'm sweeping corners with dc+hb analyses, and SS@-40C has...
View ArticleClik here to view.
Adding menu to Layout WINDOW
Hi All,I am using a legacy skill code that adds a menu when the design in opened in Layout XL but not when it is opened with Layout EXL.In short the custom menu doesn't appear when using Layout EXL ,...
View ArticleClik here to view.
**WARN: (IMPESI-429): No RC available on net xxx in INNOVUS 19.13
Hi,during optDesign postRoute log show a lot of warning IMPESI-429, what could be the reasons?
View ArticleClik here to view.
Can't add DC parameter via the annotation
Hello,This question has been asked multiple times as shown...
View ArticleClik here to view.
LVS not able to read layout with hierarchy.
Hi anyone know what happen why lvs result show it missing basic cell like P_18_ICS_MM . please advice.1. (without schematic hierarchy) We create new layout for SL_PARINV. As yau can see below. LVS...
View ArticleClik here to view.
Floating Vpulse Influence Simulation Result
HelloI get confused recently. I am simulating a DCR (Direct conversion receiver) to get the output DC term caused by second order non-linearity of it. And I find a weird phenomenon, that is the vpulse...
View ArticleClik here to view.
fail to open the cell after copy its full directory
Hi, I munally copy a cell's directory (veriloga + symobl) to my own directory in windows. After opening my cadence, i could see the cell in the lib manager, but both veriloga and symbol views are not...
View ArticleClik here to view.
Renormalize S-Parameters
Hello,is it possible to renormalize S-parameters to another reference impedance? I could not find an option for the 'sp' simulations or a function, which allows me to change the reference impedance of...
View ArticleClik here to view.
editing input.scs not working in Assembler
Hi,I am running IC6.1.7 and sometimes I need to edit the simulation netlist (for example to add a parasitic cap). One issue that I have is that I am using Assembler and it automatically generates a new...
View ArticleClik here to view.
Change the plot background to White
Sometimes, I want to take a screen shot of the plot in cadence for documentations. Black background is not clear after taking the screen shot. I can change it to white background. But when I change to...
View ArticleClik here to view.
measuring set up time for a DFF
In my simulation, the D input to the flop consists of random data. I would like to measure the time between each transition of data to the capturing clock edge. It is not hard to trigger on the...
View ArticleClik here to view.
Problem with SwapSweep
Hi,I am trying to plot the frequency of an oscillator as function of its control voltage, the expression in Calculator is like belowswapSweep(freq(v("/oscout" ?result "tran") "rising" ?xName "time"...
View ArticleClik here to view.
Cadence IC6.1.7 Installation Manual
Hello,I want to install Cadence IC6.1.7 (Custom IC / Analog / RF Design)and Mentor Graphic Calibre tools on RHEL 8.2 server. I want to make the following things work after the installation:1. Circuit...
View ArticleClik here to view.
Ringing in transient simulation.
Dear all,I encountered an unexpected ringing while running transient simulation for a high-speed receiver.I am using ADE Assembler and the version is ICADV12.3-64b.The detail is as following,There are...
View ArticleClik here to view.
How to measure output power in dBm of an LC tank VCO?
Hi, I would like to know how to measure the power of an LC tank VCO? I have seen the spectre RF workshop document, The PSS simulation is performed they have kept the R value to 10 kΩ. I don't...
View ArticleClik here to view.
Difference between some dc parameters on spectre user manual
Hello,I am looking at the spectre user manual for IC6.1 and I see the following parameters:u: transistor gain no unit givenself-gain: transistor gain with no unit givenfug: unity gain frequency at...
View ArticleClik here to view.
Spectre RF Application note question
Hello, This is regarding the following application note which I found in the spectre RF workshop directory.Spectre RF: PSTB Analysis Application Note from December 2013.It does examples of RF...
View ArticleClik here to view.
Net tracer feature
Hi All, can anyone please let me know if Net tracer feature can be used to extract a complete net across the different metal layers into a separate GDS only for that signal net ? regards
View Article