Quantcast
Channel: Cadence Custom IC Design Forum
Browsing all 4886 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

Changing swept variables plotted

I'm not entirely how to ask this question without sounding weird so here goes nothing (sorry!)I have a simulation in ADE-XL that sweeps two variables; let's call them A and B.  I want to plot A as a...

View Article


Image may be NSFW.
Clik here to view.

Variable Pnoise Stop Frequency

IC 6.1.8.090ADE ExplorerI am running a shooting PSS analysis to determine the output frequency of an oscillator. I also run a PNOISE analysis to report a Jitter measurement based on this PSS.However,...

View Article


Image may be NSFW.
Clik here to view.

Different waveform loading with each corner in ADE Assembler

Hi,I am trying to load the some frequency-gain tables simulated by an external tool into the Outputs of ADE Assembler.To change the table with each Corner, I merged several tables into one file and...

View Article

Image may be NSFW.
Clik here to view.

imporing TI spice mode(.lib) to virtuoso

I want to import some Ti opamp models to virtuoso.  (.lib &pspice model)  .Anybody know how to do that?  If you know, could you tell me the detailed method? 

View Article

Image may be NSFW.
Clik here to view.

Is it possible to get ADEXL simulation parameters and all other related input...

I have an ADEXL maestro view which I can run simulations by opening the view and pressing the green button, however, I want to run the simulations using spectre from command line.To do this I need a...

View Article


Image may be NSFW.
Clik here to view.

Some GUI windows fail to launch in Virtuoso

Using IC6.1.7 (sub-version  IC6.1.7-64b.500.23) there are instances when a popup window will fail to be drawn on the screen. This happens often when trying to edit graph properties in VIVA or editing...

View Article

Image may be NSFW.
Clik here to view.

Flicker noise in switched-bias pMOS

Hello,This is my first post in the forum so I do apologize if my question doesn't respect the community guidelines.In 1990, a research team proved that cycling a FET transistor from inversion to...

View Article

Image may be NSFW.
Clik here to view.

What is the LEF / LDE / LLE?

Hello. I am Layout Engineer.And now doing study for DRC, LVS, DFMC and etc.But now new 3 jobs LEF / LDE / LLE..1. What is the LEF?I think that is Library Exchange Format. For GDS / OAS format to ASCII...

View Article


Image may be NSFW.
Clik here to view.

How do I sweep a simulator option parameter (gmin, vabstol, rforce,...) in...

HI all,I'm trying to optimize the circuit convergence and I would like to sweep parameters  like gmin or rforce, which are defined in the simulator option card.How I could do it? Any suggestion?Thanks...

View Article


Image may be NSFW.
Clik here to view.

How do I load parametric analysis results in ADE L again to plot

Hello,I am doing a simple parametric analysis from ADE L and sweeping on 4 values: L (20 points), Vd (10 points), Vb (10 points), and Vg (50 steps); this gives 100,000 simulations. I am interested in...

View Article

Image may be NSFW.
Clik here to view.

Unwrap a waveform

Hi AllIn Viva, is there a function available to unwrap a waveform by defining its wrap-over value. For eg: please see the below plot. There are phaseDegunwrap and phaseRadunwrap, they don't serve this...

View Article

Image may be NSFW.
Clik here to view.

Worst case delay measurement

Hi,I have simulated an inverter in 180nm. I'm told to calculate the propagation delay and worst case delay of the circuit.What is the method to calculate worst case delay either using calculator or...

View Article

Image may be NSFW.
Clik here to view.

How to access Metal enclosures over Via

Hi All,I am trying to access Metal Enclosures over Via using the via~>viaHeader~>overrideParamshowever, for some via I do get the layer1Enc and layer2Enc and for some I don't get the Via...

View Article


Image may be NSFW.
Clik here to view.

Export Netlist with VerilogA subblock when there is no ADE license

Dear all,I would like to ask how to export netlist with VerilogA subblock when there is no ADE license.I can export normal schematic view by using si -batch -command netlist command with a defined...

View Article

Image may be NSFW.
Clik here to view.

Spectre S-parameter analysis

I am doing s-parameter analysis using spectre "SP" analysis.  Few question : 1) I have placed 40 ports ( port from analogLib) and attached to the appropriate nodes in the circuit. I have numbered them...

View Article


Image may be NSFW.
Clik here to view.

VIVA Plots across many Points

Hello Cadence,I am trying to plot the 3db point while varying the number of fingers and the finger width of two MOSFETs, I really only have the two variable though since the second mosfet matches the...

View Article

Image may be NSFW.
Clik here to view.

plotting waveVsWave across corner+global variable sweep in ADEXL

Hello,I'm running a simulation across corners, while stepping through a Global Variable in ADEXL. In this case the variable is TRIM_CODE, and I want to evaluate the trim gain, i.e., dVOUT/dTRIM_CODE.If...

View Article


Image may be NSFW.
Clik here to view.

Some DRC errors regarding SP and DP

Hi, I am new using CADENCE, I want to create a layout with DP inside a p Silicon substrate were all my IC will behold. After I run the DRC with Assura I got the following error:-> (SP, DP) only...

View Article

Image may be NSFW.
Clik here to view.

Conversion of old Simulation Files

Hello,I have some old libraries which contain schematics (in the .cdb format) and ADL states (which saved in the directory path instead of Cellview path). I copied the specter folder of each library to...

View Article

Image may be NSFW.
Clik here to view.

plotting Smith charts

Hello,I'm running an .sp analysis with a simple setup--port set to 100ohm, with 100ohm load.  I'm plotting results on a Z-Smith, which i thought should give me Re(Z)=1 (normalized)... but instead I'm...

View Article
Browsing all 4886 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>