Quantcast
Channel: Cadence Custom IC Design Forum
Browsing all 4921 articles
Browse latest View live

Transfering a vector output of one test to another test in Assembler

Hello,I am using IC 6.1.8.Is there a quick way (a simple calcualtor function etc.) to transfer the vector (wave) output of a test in Assembler to the output list of another test in the same view (i.e....

View Article


How to know the maximum Vds and Vgd voltage

Hi all,Is there any way to know the maximum allowed Vds and Vgd voltage? I am using a 130 nm Bulk process with a supply voltage of 1.2 V. I am designing a class E and the drain voltage is equal to 3.5...

View Article


Simple example/template for a (matrix based, if possible) schematic pcell

One of the most severe shortcomings of Virtuoso is the lack of support to parameterize matrix structures. For example, I have an array 50x100 sub circuits that I implement in array notation on two...

View Article

Does ADE license is necessary for export hspice netlist in virtuoso?

friends:I have the hspice license, and I want to export netlist with hspice in virtuso.But the exported netlist miss parameters,  like below:.subckt nvlv IN OUT VDD VSSxm0 VDD OUT IN VDD pmoslvt...

View Article

How to find quickly the instances with largest current?

Hi,especially for leakage checks I need this, but I wonder what I am doing is the best way:1. I run DcOp with save all2. I use the Results Browser to plot all currents, e.g. below the /DUT/.3. I click...

View Article


Image may be NSFW.
Clik here to view.

While implementing SENT Rx Tx interface, the operating voltage is 5V in most...

View Article

Image may be NSFW.
Clik here to view.

How to disable or automatically approve ADE assembler message 5067

Hi,When running simulation with reliability analysis from SKILL i am getting this dialogIs it possible to cancel this popup or if not, what is the best way to automatically approve it?I am currently...

View Article

Image may be NSFW.
Clik here to view.

Config simulation-Netlist generation failed

When I run config simulation, it shows that netlist generation failed as shown in the bottom figure, so I change the simulator to AMS, the netlist can be generated successfully, I want to know if the...

View Article


Image may be NSFW.
Clik here to view.

Convergence Problem in Symica

Here, I am trying to simulate RHMD10T in Symica using transient analysis. However, while simulating, I am constantly getting no convergence error. Can you please help me understand the root cause of...

View Article


Assembler: Measurement across sweep vs leaf values

Hi,I am familiar with calculation across corners or across sweep, but I wonder about one thing:I have one output, and run a sweep of VDD. To get the difference of the output CalibratedGain from run...

View Article

Image may be NSFW.
Clik here to view.

How to add variable in Model file and Control the variable from ADE

Hi,I am trying to add a variable in the model file, then control it from the ADE design variable.I have gone through these posts(post1 and post2), unfortunately non of them are helping because I am...

View Article

Does anyone know SUB layer used by Global Foundries 7sw

I'm trying to figure out the layers (both pin and drawing types) that are used to define the substrate. If someone could help me out that would be much appreciated.The process is 7 SW SOI.Thanks

View Article

Filter in ADE output results table for "eval error" and further filtering

Hi,to be faster I often disable few analysis in a test, thus many outputs become "eval err". To get a clean output table I can use eval err and "none of the words" as filter criteria.However, some...

View Article


visibility toggle feature for instances in layout

I wonder if there is visibility toggle feature for instances in layout.In my mind, it is just like visibility toggle in the layers palette, but for instances instead of layers.

View Article

Is it possible to hide instances?

For example I am having a schematic with 10 instances and as we know when we press f it fits the whole schematic to the window, Now what if I add few more instances on the existing schematic but when i...

View Article


How to customize ViVA picture export?

Hi,with .cdsinit and these lines I managed to change the fonts for ViVA plots:envSetVal("viva.graph" "titleFont" 'string "Open Sans,12,-1,5,75,0,0,0,0,0")envSetVal("viva.axis" "font" 'string "Open...

View Article

Recent Files

Hi everyone,I'm trying to get an option of recent files in the library manager, but as an output in the CIW also will be okey (as I'm planning to use that information later).But I haven't found...

View Article


Image may be NSFW.
Clik here to view.

Assura isn't created 'run lvs' setting window

Hi everybody. I'm a korean student learning the Cadence tools.I hope you'll help me :) When I click the 'run lvs' button, there isn't created setting window, only error message. There's the only error...

View Article

set minimum time step for saved data

I want to reduce the amount of saved data in a simulation.  This simulation uses a very small time step at certain signal transitions and then uses a very large time step between events.  Ideally, I...

View Article

How to get windowID of Skill IDE?

My purpose is to change the window size and position of IDE window.I tried hiResizeWindow(hiGetCurrentWindow() list(0:0 1110:1050)) but found out not working for me.Is there any other solutions?

View Article
Browsing all 4921 articles
Browse latest View live