I'm trying to figure out the layers (both pin and drawing types) that are used to define the substrate. If someone could help me out that would be much appreciated.
The process is 7 SW SOI.
Thanks
↧
Channel:
Cadence Custom IC Design Forum
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Cadence Custom IC Design Forum
- Channel Number: 3711455
- Language: English
- Registered On: July 11, 2012, 10:00 pm
- Number of Articles: 4937
- Latest Snapshot: June 26, 2025, 6:40 pm
- RSS URL: http://feeds.feedburner.com/cadence/community/forums/38
- Publisher: https://community.cadence.com/cadence_technology_forums/f/custom-ic-design
- Description:
- Catalog: //kittereen4.rssing.com/catalog.php?indx=3711455
© 2025 //www.rssing.com