Quantcast
Channel: Cadence Custom IC Design Forum
Browsing all 4886 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

Two Environment Setup Issues

I'm trying to figure out two Cadence environment issues. I have found what I believe are the correct environment variables but the tool doesn't seem to be responding to them.First issue: scalar...

View Article


Image may be NSFW.
Clik here to view.

clock buffer chain jitter measurement under deterministic supply noise

Hi all,I am using pss+pnoise to measure Jee of intermediate nodes and final output in a clock buffer chain, whose power supply is 0.75V. And there is a 100MHz 1mV-amplitude sinusoidal on top of the...

View Article


Image may be NSFW.
Clik here to view.

customize the CDL netlist

Does anyone know how to customize the format of generated cdl netlists in Virtuoso? Here is one line from the generated CDL netlist with default configs:MM1 outp inp VDD VDD pch l=40n w=120.0n m=6While...

View Article

Image may be NSFW.
Clik here to view.

Why there is no convergence in PSS and transient if I enable "Calculate...

Dear All,I am simulating a LC VCO in PSS in Oscillator mode, and I encountered a no convergence problem if I enabled the  "Calculate initial conditions (ic) automatically" option:But if I disable this...

View Article

Image may be NSFW.
Clik here to view.

Determine corner-dependent setting during operating point calculation with...

Hello,I have a circuit, which can be controlled in discrete steps to compensate for different process corners. I had the idea to create an additional Veriloga component, which determines the correct...

View Article


Image may be NSFW.
Clik here to view.

different results from spice in

Hi, I am trying to import a cdl netlist. When I use the GUI in virtuoso (ICADVM20.1), the generated schematic is correct. When I use the command line (spiceIn -param  with parameter file saved from the...

View Article

Image may be NSFW.
Clik here to view.

Verilog Error

I was trying to compile the below code and ran into this errormodule and_gate ( output reg Y,input A, B); always @ (A or B) begin if(A==1'B1 & B==1'B1) begin Y=1'B1; end else Y=1'B0; end...

View Article

Image may be NSFW.
Clik here to view.

Transient simulation termination by VerilogA model

Note: By mistake, I have posted this issue in the wrong forum and I am posting it here...

View Article


Image may be NSFW.
Clik here to view.

Matlab interfacing with Virtuoso

Hi All,I am using IC618 and wish to seek guidance on how to interface it with Matlab.I am modeling some blocks like Power amplifier , LNA etc.. in Matlab and then wish to bring these models into...

View Article


Image may be NSFW.
Clik here to view.

SnP Files extracted from PSP simulation

Hi Cadence Forum,I had an extracted sNp file after finishing psp simulation. Howerver, after putting that file in an nport component, and running the sp simulation for checking. The S-parameters'...

View Article

Image may be NSFW.
Clik here to view.

Use if statement to define parameters in Monte Carlo simulation

Hi everyone,in adexl I have a global variable "IFL", is has only four values 1,2,3,4. In Monte Carlo simulation, I would like to randomly select value of "IFL" from them, so in scs file I...

View Article

Image may be NSFW.
Clik here to view.

How to find "file signature" of design files in Cadence Virtuoso (schematics,...

Hello colleagues,I am trying to recover the  lost files (design files such as schematic, layout, symbol) using Cadence Virtuoso IC6.1, I have to determine these "files' signature" for my partner to...

View Article

Image may be NSFW.
Clik here to view.

Why pin object is converted to shape in Abstract generator

Hi.I have a problem in executing Abstract generator.I want to generate abstract view using Abstract Generator and extract pins.In pin steps, pins are extracted well. But after extract step, pin objects...

View Article


Image may be NSFW.
Clik here to view.

supported psf format different between IC617 and IC618?

Hello,Is the psf format supported for OP annotation different between IC617 and 618?I'm using a 3rd party simulator and OP annotation setup is OK when using IC617 but I get the following message when...

View Article

Image may be NSFW.
Clik here to view.

Can liberate use an encrypted hspice model?

Hi, problem again, can liberate use an encrypted hspice model? thanks in advance!

View Article


Image may be NSFW.
Clik here to view.

Quantizing sine wave

Hi , I want my input sine wave to be quantized , example my input sine wave is of 1khz frequency and has a amplitude of 800nA. I want it to be quantized such that it has a step of 100nA. How can I do...

View Article

Image may be NSFW.
Clik here to view.

print montecarlo correlation table

Hi, is it possible to use the "Print Correlation" function from adexl for montecarlo simulations in ocean.Just like "noiseSummary" returns the dominant noise sources, I would like a print correlation...

View Article


Image may be NSFW.
Clik here to view.

Modifying/Editing Maestro/Assembler Test setup with text editor

Hi,If possible, I would like to be able to modify/add tests for the ADE Assembler through the text editor. Is this all accessible as some xml file? Where would this file be located?Thanks much!

View Article

Image may be NSFW.
Clik here to view.

Loading simulation results into maestro explorer/assembler

Hi,My simulation setup in explorer/assembler contains lots of calculator expressions for post simulation processing of the results.I had to run a simulation on this setup (that is on the input.scs)...

View Article

Image may be NSFW.
Clik here to view.

Run Monte Carlo with ADE Explorer

I got this error when running Monte Carlo with ADE Explorer:"ADE Explorer Message 9512ERROR(EXPLORER-8512): Cannot run simulation because the Xserver Virtual Frame Buffer (Xvfb) executable is not found...

View Article
Browsing all 4886 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>