Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4907

Accessing ADE XL global variables from within systemverilog block

$
0
0

Using ADE XL.  I've got a Spectre DUT and am using systemverilog to generate my testbench stimuli. 

I need to access global variables from within the SV testbench so that I can uniquify result filenames. 

How can I do this?  Thank you. 


Viewing all articles
Browse latest Browse all 4907

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>