Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4891

Defining Verilog-A vector in the maestro view

$
0
0

Hi all, 

I've been assigned the task of replacing vectors defined in Verilog-A code with parameters. The aim is for these vectors to be used as inputs in the Maestro. To give you some context, here's the current method the vectors are defined:
integer name_vac1[1:1024]={99,101......,}
integer name_vac2[1:1024]={2,23,44......,}

I've considered two potential solutions:
 Using Parameter Arrays: I thought about defining the array as parameter real name_vac1[1:1024] and equating it to a parameter that I'd override in the Maestro:
parameter override_param1 = 1
parameter real  name_vac1[1:1024]=override_param1

parameter override_param2 = 1
parameter real  name_vac2[1:1024]=override_param2  

However, I found that while defining the array, I need to use {} or else I face a syntax error. Another challenge I encountered is that Maestro's design variable seems to accept only scalars and not vectors. Even when I tried bringing these variables into Maestro, it doesn't recognize the vector parameters. I've discovered a workaround by inputting the vectors outside the Verilog-A code within my Testbench, but this doesn't align with my assignment's objective.

Using Strings: Another approach I considered was accepting the input vector as a string and converting it to integers within my Verilog-A code. However, this method seems more complex, and I'd require access to specific string functions or libraries that have functions like strget, strsearch, strtoreal, etc.

I'd truly appreciate any guidance or insights you can provide. Thank you in advance for your time and consideration.


Viewing all articles
Browse latest Browse all 4891

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>