I wanted to check if some one has written a verilogA model for a patter generator, we are trying to develop a verilogA block which can generate NRZ, Clock, PAM4 pattern, take input from a file and also has option to generate a prbs sequence , if some one as design something please share
↧