Hello,
I want to characterize a pass-transistor or transmission-gate-based standard cell (e.g., MUX or XOR). As the pull-up and pull-down networks are not connected to Vdd and Gnd, like standard CMOS, how can power consumption be measured? Can the Cadence Liberate manage it?