Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4906

Automatic check and save in Assembler/Explorer??

$
0
0

Hi,

I remember doing check & save for the schematics has been partially automized In Virtuoso. So I remember, if it is needed and you forgot it, then after pressing run you got a reminder, and even got got the question if it should be done now for you prior to the simulation run.

However, in my current environment, either Cadence or my company, changed the behavior. Now, I see this if I forget to do check & save: If I press run, it takes 0.1s to observe that something is wrong and that the simulation does not start!

The error message occurs now in CIW only, telling me correctly what to do. This is quite ok, but I wonder, where is this good dialog gone asking the user if check and save should be done???

Can I re-enble the good behavior with dedicated message for C&S operation, instead of the pure erorr message in CIW?

Bye Stephan


Viewing all articles
Browse latest Browse all 4906

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>