Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4907

Necessary to cover pin in hierarchical layout?

$
0
0

Why is it necessary to touch the pin in a sub-block in VXL for "show incomplete nets" to recognize the connection?  The tool recognizes the net as being connected to the pin, so why isn't simply connecting to the net rather than the pin good enough?  Below is an example, the circuitry to the left of the purple prBoundary line is a sub cell, the signal "blank" is connected in M1 to an M1 path in the sub-block but does not touch the pin. The connection is not recognized as complete.


Viewing all articles
Browse latest Browse all 4907

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>