Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4956

Suppression of vias not required in VXL?

$
0
0

I thought the pictured "create via option" form would turn off all of the vias I am not interested in instantiating in the layout, but even though I unchecked them, it seems to make no difference

in the available choices for "via definition" in the "create via" form.  Is that not the purpose of the check marks against each via?   This would be a very useful function, I am currently replacing

a number of m3m4 vias inappropriately added because I chose a type not supported by M4 as top metal. If I could've made them invisible, this would not have happened.


Viewing all articles
Browse latest Browse all 4956

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>