Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4925

preparation for verifying large blocks

$
0
0

Hi expert,

I will go to verification(dc) for upper hierarchy soon.

What should I be careful about convergence?

 a) node set 

 b) dcOp: use the prepared file, it was solved Op with lower gmin.

 c) mitigation of iabstol, vabstol: this is not good for tolerance

 d) increasing behavior model

Please tell me your ideas. 

Thanks,

Ichiro


Viewing all articles
Browse latest Browse all 4925

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>