Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4916

parasitic extraction on "updated" schematics

$
0
0

Hi, I have a question on how cadence handles extracted netlists during simulation

If I have a schematic/layout that is LVS clean, I can of course use that RCE file to simulate with extracted netlist.

Let's say I take the same schematic that has this RCE, but change a few devices inside of the schematic. Therefore, it is no longer LVS clean, but most of the other devices, nets, power supplies, etc are essentially the same. Can I still use the same RCE file even though the 'updated' schematic is not LVS clean anymore? Will it recognize the other nets and devices and just recognize the updated devices as pre-layout version?  

Thanks in advance 


Viewing all articles
Browse latest Browse all 4916

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>