Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4906

Printing Corner Analysis information using VerilogA module

$
0
0

Hi,

Is there any option to print the information of process corner using verilogA module?

I am actually using a verilogA module to print some of my simulation result to a file ($fstrobe). But when I do corner analysis I have several files all are saved in same directory for convenience. But I want to print which corner produces which files to sort out. Is there any possibility?

Please help.


Viewing all articles
Browse latest Browse all 4906

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>