Cannot EDIF out

Hi,

        I tried to edif out an inv schematic in library test which contains all devices in inv.

        But edifout.log shows "Error : Failed to open library test -- exiting". However, I succeeded edif out from library analogLib.

        What is the difference between test defined by me with analogLib? How can I edifout successfully?

        Thanks.