Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4897

Unbound pins when running Assura LVS in Virtuoso Layout

$
0
0

hello sir, when i draw the layout of the buffer circuit, there is no DRC error but there is one LVS error that occurred which is related to unbound pin.i attached the image of my layout, in this image the highlighted part shows the error.


Viewing all articles
Browse latest Browse all 4897

Trending Articles