Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4886

Simulation with dspf_include

$
0
0

I'm trying to make a single testbench that will work with schematic or dspf simulations with ADE.  When switching from the schematic to dspf the hierarchical delimiter changes from "/" to ".".  Reading through old messages it appears that "/" is always for a schematic and "." for a netlist.  I also see that some extraction tools will create an amap file to take care of translation.  

I'm wondering if there is anyway to change the netlist delimiter to use a "/" so I can only have one testbench?  Alternatively, can an amap file be created manually?  Is the format documented anywhere?  In our case we are making sure the signal names exist in both the schematic and in the dspf so naming shouldn't be required.

I can think of some ugly was to do this with skill and/or hierarchical probes but I really don't want to have to mess with that...

Thanks


Viewing all articles
Browse latest Browse all 4886

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>