Clik here to view.
hbnoise noise figure
Hi,I got some weird result when using hbnoise simulation. I am simulating a down-conversion mixer. I followed the cadence tutorial setting.My simulation condition is hb:Flo =2.4GHz harmonic=50, hbnoise...
View ArticleClik here to view.
How set "control buttons" enabled by default inside Palette
Hi,is there a way to set visible the "control buttons" as default at each Virtuoso session? I search for some varibale to set but I didibn't find anythingRegardsMauro
View ArticleClik here to view.
SPICE cellview: how to use?
Hello everyone,I've just noticed that there is a "spice" cellview from the dropdown list in the create new cellview form. By creating a spice cellview the text editor will open. Where can I find...
View ArticleClik here to view.
Problem getting OCEAN xl to print correlation from monte carlo run
I had the ocean script as follow,monteExpr( "a" "calculation..." )monteExpr( "b" "calculation..." )monteCorrelate("a b" 0.5)monteDisplay()The summary form monte carlo was working, but nothing gives...
View ArticleClik here to view.
current measure statement
HiWhat is wrong with the following statement;-.meas tran ir0 find i(Ibot.Iarray.Il.I128.Il.I0_7.Itr.N0:s) at=6nWhen i use this it keeps saying the following:-WARNING (MDL-358): ......meas" 6: probe 'I(...
View ArticleClik here to view.
Instance terminal mapping within IC5.10.41.500.x.x running on RHEl6.9
Hi I found instance terminal mapping is broken within IC5.10.41.500.x.x running on RHEL6.9 so that the calculator function IT("/PATH/Instance/Terminal") won't work. However, if I open a result browser,...
View ArticleClik here to view.
path appearing different within IC616 and IC618
Hi,I just meet an issue while I transferred OA from IC616 and IC618. I have a path, (86.555 125.196) (86.052 125.196) (86.052 125.188) (86.129 125.188) , and width=0.2, endtype truncate. I opened the...
View ArticleClik here to view.
window focus policy issue (Always focus Navigator first time)
Hi,I use Cadence version (IC6.1.8-64b.500.9).When I open Virtuoso schematic or layout, the Navigator is focused first time, so I can't do any infix command before I click or move out cursor and move in...
View ArticleClik here to view.
EvalType in Cadence ADEXL
Hello,I read the help documentation of ADEXL couldn't understand what the function of EvalType in the Output Setup of ADEXL interface. Basically it give two options: Point and Corners, by default...
View ArticleClik here to view.
I want a user manual for the switch in analoglib. where I can get this?
I want a user manual for the switch in analoglib. where I can get this?
View ArticleClik here to view.
Negative Power Numbers During the Synthesis Over a Custom Cell Library...
Hi,I have a requirement to characterize a set of standard cells of following type : All of these custom cells have the same transistor arrangement, i.e. a transmission gate pair followed by an...
View ArticleClik here to view.
Is CDL netlist *.PININFO pin1:O pin2:I pin3:IO property a syntax requirement?
Trying to understand what tools read the direction of pins in the CDL netlist.Is this syntax a requirement? Which tools will give out errors when reading the CDL without the directions?Where can i find...
View ArticleClik here to view.
spiceText view with AMS OSS netlister
I have a spice model for a device imported as a spiceText view. It runs with spectre and AMS when using the unified netlister but with the OSS netlister the models don't seem to be included.I would...
View ArticleClik here to view.
Mixed-signal CDL netlist export
Hi, I have a mixed-signal design and I want to export this in a CDL netlist format. I have seen through the documentation that there exists a Mixed-Signal Netlisting Mode option besides Digital and...
View ArticleClik here to view.
How to fix "*WARNING* file /home/Kaveri/CDS.log Malformed Lock-Stake file.",...
Hi All, When I start virtuoso, I have this message: *WARNING* file /home/Kaveri/CDS.log Malformed Lock-Stake file. Close this program, remove Lock-Stake file manually or using clsAdminTool and restart...
View ArticleClik here to view.
VerilogA
Could anyone help me out with how to open editor to get started with VerilogA , I have chosen VerilogA in the cell view but it open up a command prompt and the keyboard dosen't seem to work alright...
View ArticleClik here to view.
Pin placement does not show up
Hi Cadence Forum,I have a large amount of pins 4000+, and I want to generate pins and attach them to the corresponding nets automatically. I want to use Place -> Pin Placement, but for some reason...
View ArticleClik here to view.
Plotting temperature in a transient simulation
I am running ic6.1.7-64b.500.23 and i am using ADE XL. I am changing dynamic parameter, a temperature, during transient simulation, and that works well for me. However, after sims are done and i plot...
View ArticleClik here to view.
Smooth dynamic parameter variation in transient sim
In a transient sim we know we can put any PWL source and if we define t1 and t2 with their corresponding values, during a sim there will be linear transition of the voltage source between that time.if...
View ArticleClik here to view.
Method to scale up or down lots of resistor/capacitor value together
Hi,I encounter such a user case: I have large number of capacitors and resistors in one schematic, each with a specific capacitance or resistance value. Now I want to scale up all capacitance by X...
View Article