Clik here to view.
simulation for different temperature of parts
Hello,I am wondering is it possible in Cadence to simulate the circuit whose two parts are at different temperatures?Thanks,Hannah
View ArticleClik here to view.
How can I get equivalent circuit of BSIM-BULK model
I am simulating BSIM-BULK model using Verilog-A code of BSIM-BULK model, now.However, I do not get a equivalent circuit of BSIM-BULK model, yet.How can I get a equivalent circuit of BSIM-BULK...
View ArticleClik here to view.
Compilation error of verilogAMS --> ncvlog: *F,DLCSYN Syntax error 'DEFINE...
Dear All,I wrote a verilogAMS code and then tried to compile it. But I see the following error in Parser Log:-ncvlog(64): 15.20-s086: (c) Copyright 1995-2020 Cadence Design Systems, Inc.DEFINE NCSIMRC...
View ArticleClik here to view.
Simulation is getting stuck when running AMS simulation with SimVision
Dear All,I am running a AMS simulation with SimVision (interactive debugmode).The netlist is getting created but the simulation is not running further. I see the following in CIW and irun.log when the...
View ArticleClik here to view.
ViVa is plotting old simulation result instead of the current simulation results
Dear All,I modified the AMS schematic and resimulated it. But ViVa is plotting the old schematic results. I have enabled "clean snapshot and pak files".If I modify the Simulation Location name, it now...
View ArticleClik here to view.
What does "Drain diffusion res squares, Source diffusion res squares,...
I want to simulate analogLib's ntft at the cadence virtuoso.By the way, I do not know What does "Drain diffusion res squares, Source diffusion res squares, estimated operating region, thermal...
View ArticleClik here to view.
How can I solve ERROR (SFE-23) at my circuit simulaton?
I simulated the circuit of Figure1. (The ntft in the center is ntft of analogLib.)However, When I simulate the circuit of Figure 1, The error message of Figure 2 occurs.How can I solve this...
View ArticleClik here to view.
Problem defining REGION plot with DCsweep in ADE EXPLORER
Hello,I am doing a DC sweep on Vgs as shown bellowand i defined the region of the transistor as the OP PARAM i need to plot,but it shows me only one point instead of the whole sweep.Where did i go...
View ArticleClik here to view.
How to store all actual values into layout cells
Hi,I'm doing a technology change, where the pdks are very similar. In schematic I could simply replace the master cells and take over the parameters.But in layout things get complicated:For most...
View ArticleClik here to view.
About DC op point and DC sweep
Hi,Why did I get difference simulation results between DC operating point (-50C) and DC sweep start point (-50C) ?And how can I correct the phenomenon ?Thanks,Ichiro
View ArticleClik here to view.
Declaration, Initialization and shifting real type arrays in VerilogAMS
Dear All,I am trying to declare a real type array like:- real arr[4:0]={1,2,3,0}Also, I tried to shift the array as arr[4:0]={arr[4:3],1.5}.Both gives me error in verilogAMS. How we can achieve the...
View ArticleClik here to view.
implement noise behavior of transistor in spice code in spectre
Hi,It's very nice to be here. I got several problems solved by reading the threads here.But there are some more as is always the case when I try to learn something new.So I did dc and ac simulation...
View ArticleClik here to view.
issue with extracted s parameter from EMX intergrand
I extracted snp file from emx integrand.When i try to perform transient simulation on them using n port . I am getting an output which has a positive feedback. It is oscillating and amplitude is...
View ArticleClik here to view.
Dac verilog ams output FFT plot issue
Hi All,I have a DAC implemented in verilog ams.I am giving a 405Mhz digital hex code based digital input.But when taking the spectrum of that it doesn't look like a sinewave means I don't see a single...
View ArticleClik here to view.
Instancing schematics in veriloga (or any other analog HDL)
Hello,I'd like to try running some parametric sweeps in which different numbers of instances are used and / or different connections are used. So I was going to try using veriloga (or some other...
View ArticleClik here to view.
nytimes-spellingbee
Life is not about waiting for the storm to pass, it’s about learning to dance in the rain <a href="">nytimes-spellingbee.com/">nytimes spelling bee</a>
View ArticleClik here to view.
accessing simulation temperature in a DC temperature sweep
Hi,I am doing a temperature sweep dc simulation. For a calculation in the output setup tab, I need to access the temperature (as an independent variable) for that simulation point. How can I do...
View ArticleClik here to view.
Reading IC5033 schematic in IC6.1.6 ?
Sorry not sure if this is the correct place for this but here goes. Can you read Cadence virtuoso IC5033 schematic files in IC6.1.6? Need to open some files and they were generated on IC5033. I...
View ArticleClik here to view.
CCCS - controlling element not available
Hi, I would like to use the CCCS element in my analog simulations, but whenever I add such an element, the simulation fails with error messages that do not quite make sense.I have reduced my simulation...
View ArticleClik here to view.
How can I import the model card to the Cadence?
I want to import this model card to Cadence.* * Predictive Technology Model Beta Version * 180nm NMOS SPICE Parametersv (normal one) * .model NMOS NMOS +Level = 49 +Lint = 4.e-08 Tox = 4.e-09 +Vth0 =...
View Article