Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4908

Search single vias and replace with multi vias for selected nets

$
0
0

Hello,

 I am looking for a way to optimize existing layouts. Many layouts have too less vias on nets with a higher current (e.g. power nets). Maybe there is an easy built-in function in Cadence Virtuoso Layout Suite to do the following:

  • Select the net (e.g. using "Connectivity => Mark Net")
  • Specify the stop layer (eg. Metal1)
  • The tool looks for every single via of the marked net (or using PVS with via coverage)
  • For every single via the via  will be extend by a double cut via (or more), in case that there is enough space

Clearly the last point is very tricky because tool has to evalute the layout in every direction whether it is possible to extend the metals without creating DRC errors or shorts.

Does somebody knows a way?

Frank


Viewing all articles
Browse latest Browse all 4908

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>