Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4938

more pin name and net name checking at check and save

$
0
0

Hi,

How to add in more custom checking during the check and save? For example, we would like to forbid some specific keywords (say, verilog keywords in a list file) for pin names or even wire/net names. By doing that, we can avoid analog designers using some digital keywords which might cause some potential unnecessary issues.   

The whole idea might be like this: at the check and save, a skill would be triggered to load the list and check against it. 

Thanks. 

Andrew


Viewing all articles
Browse latest Browse all 4938

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>