Hello,
I added an LVS-cleaned design block at the top level with other blocks and components. At the top level, it is claiming again mismatched instances of the previously LVS cleaned block.
It's a 130nm SiGe BiCMOS process. Would you please give me some insights? Thanks
