Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4916

Why VXL generates a pin with "1_" prefix?

$
0
0

I have a layout which contains several global supplies. One of them "v_hv!" comes over to the layout with pin name "v_hv!" but terminal name "1_v_hv!".   This pin exists at several lower levels of the hierarchy, and comes over from schematic to layout via "generate" or "update" correctly in those sub blocks.  There is no repeat "v_hv!" pin in the schematic (and in any case I added another v_hv! pin experimentally, and it did not come over to the layout as 2_ or anything like that)

Anyone seen this before?


Viewing all articles
Browse latest Browse all 4916

Trending Articles