Synthesizing Memory

I was wondering if one can explain the general steps of synthesizing memory in Cadence, I found this but didn't help much. 

memory synthesis RTL Compiler commands - Logic Design - Cadence Technology Forums - Cadence Community

Objective is to achieve synthesized schematic and layout for say few MB SRAM.