sah like functionality required

Hi There,

I want to implement a block using verilogA which can sample input analog voltage at very first edge of the clock and and retain if forever. sah does similar functioanlity but it updates output at every positive edge of clock.

Thank you