Hello,
I am using NC-Verilog Integration plugined in Virtuoso 6.1.8 to generate Verilog netlist file.
When I simulated the netlist. The system telled me Elaboration Failed.
Please help me find Verilog representation of above design units and tell me how to use them in compiling time.
Any help in finding solution will be appreciated.
