Hello I would like to ask, if there is any way how to use command $root in VerilogA language for current reading in the top cell of schematic? I know I can use $root for reading voltage, is it similar for current or there is another command?? Thanks
↧