Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4916

Layout XL stop layers (again)

$
0
0

According to previous post Layout XL stop layers I should be able to add stop layers to avoid shorting through a MIM cap layer for Layout XL to correctly deal with this in our PDK where the vendor failed to implement this stop layer. As a result, Net Tracer just shorts all the powers and grounds anytime we use a MIM cap, and layout XL thinks our supplies are shorted.

However there is no simple interface to add stop layer as for the older Mark Net tool.

I don't know anything about valid layers constraints or even how to edit the tech file, because when I go to the CIW and try to dump the tech file, I just get the empty tech file below.

Could someone explain how to "Attach" or "Reference" the actual PDK tech file? Or what is the simplest way we can add this necessary stop layer for Net Tracer and XL Connectivity?

Sorry for the newbie questions here; we don't deal with PDKs, just use them.

Here is the tech file manager and what we see. The vendor tech is ts018_prim I believe. our cell library is Chip_SciDVS. 

Here is the dumped tech file. The same file shows up if I try to dump ts018_prim. 


; Technology File Chip_SciDVS

; Generated on Nov 13 11:49:54 2022

; with @(#)$CDS: virtuoso version ICADVM20.1-64b 01/25/2022 18:41 (cpgsrv11) $

;********************************

; CONTROLS

;********************************

controls(

techVersion("1.0")

refTechLibs(

; techLibName

; -----------

"ts018_prim"

) ;refTechLibs

) ;controls

;********************************

; LAYER DEFINITION

;********************************

layerDefinitions(

) ;layerDefinitions


Viewing all articles
Browse latest Browse all 4916

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>