Hi,
The syntax of timer in verilog-A is timer(startTime, period).
I am wondering, if there is any way to limit the ending time of timer or limit the number of periods?
BR
Thanks
↧
Channel:
Cadence Custom IC Design Forum
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Cadence Custom IC Design Forum
- Channel Number: 3711455
- Language: English
- Registered On: July 11, 2012, 10:00 pm
- Number of Articles: 4893
- Latest Snapshot: May 6, 2025, 9:36 am
- RSS URL: http://feeds.feedburner.com/cadence/community/forums/38
- Publisher: https://community.cadence.com/cadence_technology_forums/f/custom-ic-design
- Description:
- Catalog: //kittereen4.rssing.com/catalog.php?indx=3711455
© 2025 //www.rssing.com