Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4905

Passing LVS without making the well tap in the current hierarchy

$
0
0

In order to save area and other reasons related with the process technology, I need to not draw the well tap in the layout.
I plan to add the well tap later in the higher hierarchy.
Obviously, LVS protests.
How can I safely work around this?


Viewing all articles
Browse latest Browse all 4905

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>