Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4940

Can I generate layout from source but not from the same hierarchy level?

$
0
0

Let's say I have this hierarchy in the schematic:
TOP
|--I1
|   |--M1, M2, I3
|
|--I2
    |--M1, M2, M3, I4

So, I1 and I2 are on the same hierarchy level.

I do not want to create the layout of I1 and I2.
what I want is creating the layout of TOP by instantiating M1, M2, I3 from I1 and M1, M2, M3, I4 from I2.
Is it possible?
if yes, how to manage the hierarchy so it pass the LVS.

In TOP layout, I am aware I can instantiate any cell layout, but I am not sure how to manage the hierarchy and how to instantiate devices, e.g., M, R, C.


Viewing all articles
Browse latest Browse all 4940

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>