Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4891

DC Convergence Problem When Simulating a Post-Layout r_c and r_c_cc Extraction

$
0
0

Hi All,

I'm simulating a post layout r_c and r_c_cc extraction of a transmitter circuit for transient simulation using config view, The problem is when simulation starts it checks for the "Trying 'homotopy = dpptran' for initial conditions" and made several attempts before it fails like after 4-5 hours. I also tried with loosening the vabstol and iabstol to relaxed values than the default value. But nothing works. For c_cc extraction the post layout simulation worked fine and no such error appeared for the same circuit. My transient simulation run setting is "Liberal" and there is one ideal constant current source apart from supply and control signals. Im using cadence IC6.1.8-64b.83 amd MMSIM 20.1.0.068. I have used Calibre v2021.3_15.9 for the c_cc, r_c and r_c_cc extraction. The snippet of the output log is attached. Can anyone help me with it.

Thanks!


Viewing all articles
Browse latest Browse all 4891

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>