Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4915

Generating Liberty (.lib) File From Verilog-A Table Model

$
0
0

Hello,

I want to create a liberty file for a new technology that I have access to verliog-A table model using Cadence Liberate. I can't find any guidance in the Liberate documents. Is it possible to use the Verilog-A model instead of the Spice model to create a liberty file using Cadence Liberate? Can anyone help me with how I can do that?


Many Thanks


Viewing all articles
Browse latest Browse all 4915

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>