Hi,
I want to export my digital design schematic in one process to another process in Cadence Virtuoso.
I export the schematic in verilog or EDIF.
When ı try to export and import the design in EDIF format the schematic is much more preserved. However I need to make changes in the EDIF file to make the import tool understand which is the equivalent cell in the final library. For example a D flip flop in the exported library will have a different equivalent in the imported library. Is there a quick way to make it automatic?
When I try to import the verilog export the schematic equivalent has different routing and symbol views and I cannot import some cells as they are because they lack of definition, they only have verilog file.
Could you please help me carry my design to another process library preserving the schematic view, symbols and connections?
Best,
HIDIR
Image may be NSFW.Clik here to view.
